5 V Low Power EIA RS-485 Transceiver ADM1485
|
|
- Miranda Reynolds
- 7 years ago
- Views:
Transcription
1 a FETUES Meets EI S-85 Standard 3 Mbps Data ate Single 5 V Supply 7 V to +2 V us Common-Mode ange High Speed, Low Power icmos Thermal Shutdown Protection Short-Circuit Protection Driver Propagation Delay: ns eceiver Propagation Delay: 5 ns High-Z Outputs with Power Off Superior Upgrade for LTC85 5 V Low Power EI S-85 Transceiver DM85 FUNCTIONL LOCK DIGM 8-Lead O E DE DM85 V CC PPLICTIONS Low Power S-85 Systems DTE-DCE Interface Packet Switching Local rea Networks Data Concentration Data Multiplexers Integrated Services Digital Network (ISDN) DI D GND GENEL DESCIPTION The DM85 is a differential line transceiver suitable for high speed bidirectional data communication on multipoint bus transmission lines. It is designed for balanced data transmission and complies with both S-85 and S-22 EI Standards. The part contains a differential line driver and a differential line receiver. oth the driver and the receiver may be enabled independently. When disabled, the outputs are three-stated. The DM85 operates from a single 5 V power supply. Excessive power dissipation caused by bus contention or by output shorting is prevented by a thermal shutdown circuit. This feature forces the driver output into a high impedance state if, during fault conditions, a significant temperature increase is detected in the internal driver circuitry. Up to 32 transceivers may be connected simultaneously on a bus, but only one driver should be enabled at any time. It is important, therefore, that the remaining disabled drivers do not load the bus. To ensure this, the DM85 driver features high output impedance when disabled and also when powered down. This minimizes the loading effect when the transceiver is not being used. The high impedance driver output is maintained over the entire common-mode voltage range from 7 V to +2 V. The receiver contains a fail-safe feature that results in a logic high output state if the inputs are unconnected (floating). The DM85 is fabricated on icmos, an advanced mixed technology process combining low power CMOS with fast switching bipolar technology. ll inputs and outputs contain protection against ESD; all driver outputs feature high source and sink current capability. n epitaxial layer is used to guard against latch-up. The DM85 features extremely fast switching speeds. Minimal driver propagation delays permit transmission at typical data rates of 3 Mbps while low skew minimizes EMI interference. The part is fully specified over the commercial and industrial temperature range and is available in PDIP, SOIC, and small MSOP packages. EV. Information furnished by nalog Devices is believed to be accurate and reliable. However, no responsibility is assumed by nalog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of nalog Devices. Trademarks and registered trademarks are the property of their respective owners. One Technology Way, P.O. ox 96, Norwood, M , U.S.. Tel: 78/ Fax: 78/ nalog Devices, Inc. ll rights reserved.
2 DM85 SPECIFICTIONS (V CC = 5 V 5%. ll specifications T MIN to T MX, unless otherwise noted.) Parameter Min Typ Max Unit Test Conditions/Comments DIVE Differential Output Voltage, V OD 5. V =, Test Circuit V V CC = 5 V, = 5 Ω (S-22), Test Circuit.5 5. V = 27 Ω (S-85), Test Circuit V OD V V TST = 7 V to +2 V, Test Circuit 2 Δ V OD for Complementary Output States.2 V = 27 Ω or 5 Ω, Test Circuit Common-Mode Output Voltage V OC 3 V = 27 Ω or 5 Ω, Test Circuit Δ V OD for Complementary Output States.2 V = 27 Ω or 5 Ω Output Short-Circuit Current (V OUT = High) m 7 V V O +2 V Output Short-Circuit Current (V OUT = Low) m 7 V V O +2 V CMOS Input Logic Threshold Low, V INL.8 V CMOS Input Logic Threshold High, V INH 2. V Logic Input Current (DE, DI) ±. μ ECEIVE Differential Input Threshold Voltage, V TH V 7 V V CM +2 V Input Voltage Hysteresis, ΔV TH 7 mv V CM = V Input esistance 2 kω 7 V V CM +2 V Input Current (, ) m V IN = +2 V.8 m V IN = 7 V CMOS Input Logic Threshold Low, V INL.8 V CMOS Input Logic Threshold High, V INH 2. V Logic Enable Input Current (E) ± μ CMOS Output Voltage Low, V OL. V I OUT = +. m CMOS Output Voltage High, V OH. V I OUT =. m Short-Circuit Output Current 7 85 m V OUT = GND or V CC Three-State Output Leakage Current ±. μ. V V OUT 2. V POWE SUPPLY CUENT I CC (Outputs Enabled). 2.2 m Digital Inputs = GND or V CC I CC (Outputs Disabled).6 m Digital Inputs = GND or V CC Specifications subject to change without notice. TIMING SPECIFICTIONS Parameter Min Typ Max Unit Test Conditions/Comments DIVE Propagation Delay Input to Output t PLH, t PHL 2 5 ns LDIFF = 5 Ω, C L = C L2 = pf, Test Circuit 3 Driver O/P to O/P t SKEW 5 ns LDIFF = 5 Ω, C L = C L2 = pf, Test Circuit 3 Driver ise/fall Time t, t F 8 5 ns LDIFF = 5 Ω, C L = C L2 = pf, Test Circuit 3 Driver Enable to Output Valid 25 ns L = Ω, C L = 5 pf, Test Circuit Driver Disable Timing 25 ns L = Ω, C L = 5 pf, Test Circuit Matched Enable Switching 2 ns L = Ω, C L = 5 pf, Test Circuit * t ZH t ZL, t ZH t ZL Matched Disable Switching 2 ns L = Ω, C L = 5 pf, Test Circuit * t HZ t LZ, t HZ t LZ ECEIVE Propagation Delay Input to Output t PLH, t PHL ns C L = 5 pf, Test Circuit 5 Skew t PLH t PHL 5 ns C L = 5 pf, Test Circuit 5 eceiver Enable t EN 5 2 ns C L = 5 pf, L = kω, Test Circuit 6 eceiver Disable t EN2 5 2 ns C L = 5 pf, L = kω, Test Circuit 6 Tx Pulse Width Distortion ns x Pulse Width Distortion ns *Guaranteed by characterization. Specifications subject to change without notice. (V CC = 5 V 5%. ll specifications T MIN to T MX, unless otherwise noted.) 2 EV.
3 DM85 SOLUTE MXIMUM TINGS* (T = 25 C, unless otherwise noted.) V CC V to +7 V Inputs Driver Input (DI) V to V CC +.3 V Control Inputs (DE, E) V to V CC +.3 V eceiver Inputs (, ) V to + V Outputs Driver Outputs (, ) V to + V eceiver Output V to V CC +.5 V Power Dissipation 8-Lead MSOP mw θ J, Thermal Impedance C/W Power Dissipation 8-Lead PDIP mw θ J, Thermal Impedance C/W Power Dissipation 8-Lead SOIC mw θ J, Thermal Impedance C/W Operating Temperature ange Commercial (J Version) C to 7 C Industrial ( Version) C to +85 C Storage Temperature ange C to +5 C Lead Temperature (Soldering, sec) C Vapor Phase (6 sec) C Infrared (5 sec) C *Stresses above those listed under bsolute Maximum atings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods of time may affect device reliability. PIN FUNCTION DESCIPTIONS Pin Mnemonic Function No. O eceiver Output. When enabled if > by 2 mv, then O = High. If < by 2 mv, then O = Low. 2 E eceiver Output Enable. low level enables the receiver output, O. high level places it in a high impedance state. 3 DE Driver Output Enable. high level enables the driver differential outputs, and. low level places it in a high impedance state. DI Driver Input. When the driver is enabled, a logic low on DI forces low and high while a logic high on DI forces high and low. 5 GND Ground Connection, V. 6 Noninverting eceiver Input /Driver Output. 7 Inverting eceiver Input /Driver Output 8 V CC Power Supply, 5 V ± 5%. PIN CONFIGUTION O E DE DI V CC GND Inputs Table I. Transmitting Outputs 2 3 DM85 TOP VIEW (Not to Scale) DE DI X Z Z Table II. eceiving Inputs Outputs E - O +.2 V.2 V Inputs Open X Z CUTION ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as V readily accumulate on the human body and test equipment and can discharge without detection. lthough the DM85 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality. EV. 3
4 DM85 Test Circuits V CC V OD V OC V O 3V DE S C L L V OUT S2 DE IN Test Circuit. Driver Voltage Measurement Test Circuit. Driver Enable/Disable 375 V OD3 6 V TST E V OUT 375 C L Test Circuit 2. Driver Voltage Measurement Test Circuit 5. eceiver Propagation Delay + V CC LDIFF C L C L2 E IN S E C L L V OUT S2 Test Circuit 3. Driver Propagation Delay Test Circuit 6. eceiver Enable/Disable Switching Characteristics 3V V /2VO t PLH t PHL, V V V O V O V V O 9% POINT % POINT t t SKEW = t PLH t PHL 9% POINT t F % POINT O t PLH t SKEW = t PLH t PHL t PHL V OH V OL Figure. Driver Propagation Delay, ise/fall Timing Figure 3. eceiver Propagation Delay 3V 3V DE E V V t ZL t LZ t ZL t LZ, 2.3V V OL +.5V V OL O/P LOW V OL +.5V V OL, t ZH 2.3V t HZ V OH.5V V OH V t ZH O/P HIGH t HZ V OH.5V V OH V Figure 2. Driver Enable/Disable Timing Figure. eceiver Enable/Disable Timing EV.
5 Typical Performance Characteristics DM I = 8m OUTPUT CUENT m OUTPUT VOLTGE V OUTPUT VOLTGE V TEMPETUE C TPC. Output Current vs. eceiver Output Low Voltage TPC. eceiver Output Low Voltage vs. Temperature OUTPUT CUENT m OUTPUT CUENT m OUTPUT VOLTGE V OUTPUT VOLTGE V TPC 2. Output Current vs. eceiver Output High Voltage TPC 5. Output Current vs. Driver Differential Output Voltage OUTPUT VOLTGE V I = 8m DIFFEENTIL VOLTGE V TEMPETUE C TEMPETUE C TPC 3. eceiver Output High Voltage vs. Temperature TPC 6. Driver Differential Output Voltage vs. Temperature, L = 26.8 Ω EV. 5
6 DM OUTPUT CUENT m TIME ns t PLH t PHL OUTPUT VOLTGE V TEMPETUE C TPC 7. Output Current vs. Driver Output Low Voltage TPC. x Skew vs. Temperature OUTPUT CUENT m TIME ns 3 2 t PHL t PHL t PLH t PLH OUTPUT VOLTGE V TEMPETUE C TPC 8. Output Current vs. Driver Output High Voltage TPC. Tx Skew vs. Temperature....2 SUPPLY CUENT m DIVE ENLED DIVE DISLED PWD t PLH t PHL TEMPETUE C TPC 9. Supply Current vs. Temperature TEMPETUE C TPC 2. Tx Pulse Width Distortion 5 6 EV.
7 DM85 DI, 2, 2 3 O TPC 3. Unloaded Driver Differential Outputs TPC 6. Driver/eceiver Propagation Delays High to Low, 2, 2 TPC. Loaded Driver Differential Outputs TPC 7. Driver Output at 3 Mbps DI, 2 O 3 TPC 5. Driver/eceiver Propagation Delays Low to High EV. 7
8 DM85 PPLICTION INFOMTION Differential Data Transmission Differential data transmission is used to reliably transmit data at high rates over long distances and through noisy environments. Differential transmission nullifies the effects of ground shifts and noise signals that appear as common-mode voltages on the line. There are two main standards approved by the Electronics Industries ssociation (EI) that specify the electrical characteristics of transceivers used in differential data transmission. The S-22 standard specifies data rates up to Maud and line lengths up to ft. single driver can drive a transmission line with up to receivers. In order to cater to true multipoint communications, the S-85 standard was defined. This standard meets or exceeds all the requirements of the S-22 but also allows for up to 32 drivers and 32 receivers to be connected to a single bus. n extended common-mode range of 7 V to +2 V is defined. The most significant difference between the S-22 and the S-85 is the fact that the drivers may be disabled, thereby allowing more than one (32 in fact) to be connected to a single line. Only one driver should be enabled at a time, but the S-85 standard contains additional specifications to guarantee device safety in the event of line contention. Table III. Comparison of S-22 and S-85 Interface Standards Specification S-22 S-85 Transmission Type Differential Differential Maximum Cable Length ft. ft. Minimum Driver Output Voltage ± 2 V ±.5 V Driver Load Impedance Ω 5 Ω eceiver Input esistance kω min 2 kω min eceiver Input Sensitivity ± 2 mv ± 2 mv eceiver Input Voltage ange 7 V to +7 V 7 V to +2 V No. of Drivers/eceivers per Line / 32/32 Cable and Data ate The transmission line of choice for S-85 communications is a twisted pair. Twisted pair cable tends to cancel common-mode noise and also causes cancellation of the magnetic fields generated by the current flowing through each wire, thereby reducing the effective inductance of the pair. The DM85 is designed for bidirectional data communications on multipoint transmission lines. typical application showing a multipoint transmission network is illustrated in Figure 5. n S-85 transmission line can have as many as 32 transceivers on the bus. Only one driver can transmit at a particular time, but multiple receivers may be enabled simultaneously. s with any transmission line, it is important that reflections are minimized. This can be achieved by terminating the extreme ends of the line using resistors equal to the characteristic impedance of the line. Stub lengths of the main line should also be kept as short as possible. properly terminated transmission line appears purely resistive to the driver. D T D Figure 5. Typical S-85 Network Thermal Shutdown The DM85 contains thermal shutdown circuitry that protects the part from excessive power dissipation during fault conditions. Shorting the driver outputs to a low impedance source can result in high driver currents. The thermal sensing circuitry detects the increase in die temperature and disables the driver outputs. The thermal sensing circuitry is designed to disable the driver outputs when a die temperature of 5 C is reached. s the device cools, the drivers are re-enabled at C. Propagation Delay The DM85 features very low propagation delay, ensuring maximum baud rate operation. The driver is well balanced, ensuring distortion free transmission. nother important specification is a measure of the skew between the complementary outputs. Excessive skew impairs the noise immunity of the system and increases the amount of electromagnetic interference (EMI). eceiver Open-Circuit Fail-Safe The receiver input includes a fail-safe feature that guarantees a logic high on the receiver when the inputs are open circuit or floating. D T D 8 EV.
9 DM85 OUTLINE DIMENSIONS 5. (.968).8 (.89). (.57) 3.8 (.97) (.2) 5.8 (.228).25 (.98). (.) COPLNITY. SETING PLNE.27 (.5) SC.75 (.688).35 (.532).5 (.2).3 (.22) 8.25 (.98).7 (.67).5 (.96).25 (.99).27 (.5). (.57) 5 COMPLINT TO JEDEC STNDDS MS-2- CONTOLLING DIMENSIONS E IN MILLIMETES; INCH DIMENSIONS (IN PENTHESES) E OUNDED-OFF MILLIMETE EQUIVLENTS FO EFEENCE ONLY ND E NOT PPOPITE FO USE IN DESIGN. Figure 6. 8-Lead Standard Small Outline Package [SOIC_N] Narrow ody (-8) Dimensions shown in millimeters and (inches) PIN IDENTIFIE.65 SC COPLNITY MX 6 5 MX.23.9 COMPLINT TO JEDEC STNDDS MO-87- Figure 7. 8-Lead Mini Small Outline Package [MSOP] (M-8) Dimensions shown in millimeters EV. F 9
10 DM85. (.6).365 (9.27).355 (9.2).2 (5.33) MX.5 (3.8).3 (3.3).5 (2.92).22 (.56).8 (.6). (.36) 8. (2.5) SC 5.28 (7.).25 (6.35).2 (6.).5 (.38) MIN SETING PLNE.5 (.3) MIN.6 (.52) MX.5 (.38) GUGE PLNE.325 (8.26).3 (7.87).3 (7.62).3 (.92) MX.95 (.95).3 (3.3).5 (2.92). (.36). (.25).8 (.2).7 (.78).6 (.52).5 (.) COMPLINT TO JEDEC STNDDS MS- CONTOLLING DIMENSIONS E IN INCHES; MILLIMETE DIMENSIONS (IN PENTHESES) E OUNDED-OFF INCH EQUIVLENTS FO EFEENCE ONLY ND E NOT PPOPITE FO USE IN DESIGN. CONE LEDS MY E CONFIGUED S WHOLE O HLF LEDS. Figure 8. 8-Lead Plastic Dual In-Line Package [PDIP] Narrow ody (N-8) Dimensions shown in inches and (millimeters) 766- ODEING GUIDE Model Temperature ange Package Description Package Option rand DM85JNZ C to 7 C 8-Lead PDIP N-8 DM85JZ C to 7 C 8-Lead SOIC_N -8 DM85J-EEL C to 7 C 8-Lead SOIC_N -8 DM85JZ-EEL C to 7 C 8-Lead SOIC_N -8 DM85NZ C to +85 C 8-Lead PDIP N-8 DM85MZ C to +85 C 8-Lead MSOP M-8 M2 DM85MZ-EEL C to +85 C 8-Lead MSOP M-8 M2 DM85MZ-EEL7 C to +85 C 8-Lead MSOP M-8 M2 DM85Z 8-Lead SOIC_N -8 DM85Z-EEL 8-Lead SOIC_N -8 DM85Z-EEL7 8-Lead SOIC_N -8 DM85JCHIPS Die Z = ohs Compliant Part. EV. F
11 DM85 EVISION HISTOY 8/2 ev. E to ev. F Changed Data ates of Up to 5 Mbps to Typical Data ates of 3 Mbps... Updated Outline Dimensions... 9 Changes to Ordering Guide... 9/3 Data Sheet changed from EV. D to EV. E. Change to SPECIFICTIONS... 2 Changes to ODEING GUIDE... 3 Updated OUTLINE DIMENSIONS /3 Data Sheet changed from EV. C to EV. D. Changes to SPECIFICTIONS... 2 Changes to SOLUTE MXIMUM TINGS... 3 Updated ODEING GUIDE... 3 /3 Data Sheet changed from EV. to EV. C. Change to SPECIFICTIONS... 2 Change to ODEING GUIDE /2 Data Sheet changed from EV. to EV.. Deleted Q-8 Package... Universal Edits to FETUES... Edits to GENEL DESCIPTION... Edits, additions to SPECIFICTIONS... 2 Edits, additions to SOLUTE MXIMUM TINGS... 3 dditions to ODEING GUIDE... 3 TPCs updated and reformatted... 5 ddition of 8-Lead MSOP Package... 9 Update to OUTLINE DIMENSIONS nalog Devices, Inc. ll rights reserved. Trademarks and registered trademarks are the property of their respective owners. D63--8/2(F) EV. F
+5 V Powered RS-232/RS-422 Transceiver AD7306
a FEATURES RS- and RS- on One Chip Single + V Supply. F Capacitors Short Circuit Protection Excellent Noise Immunity Low Power BiCMOS Technology High Speed, Low Skew RS- Operation C to + C Operations APPLICATIONS
More informationHigh-Speed, 5 V, 0.1 F CMOS RS-232 Driver/Receivers ADM202/ADM203
a FEATURES kb Transmission Rate ADM: Small (. F) Charge Pump Capacitors ADM3: No External Capacitors Required Single V Power Supply Meets EIA-3-E and V. Specifications Two Drivers and Two Receivers On-Board
More informationHigh-Speed, 5 V, 0.1 F CMOS RS-232 Drivers/Receivers ADM222/ADM232A/ADM242
a FEATURES 200 kb/s Transmission Rate Small (0. F) Charge Pump Capacitors Single V Power Supply Meets All EIA-232-E and V.2 Specifications Two Drivers and Two Receivers On-Board DC-DC Converters V Output
More informationLTC1487 Ultra-Low Power RS485 with Low EMI, Shutdown and High Input Impedance DESCRIPTIO
ltra-low Power S485 with Low EMI, Shutdown and High Input Impedance FETES High Input Impedance: p to 256 Transceivers on the us Low Power: I CC = 12µ Max with Driver Disabled I CC = 2µ Max with Driver
More informationCMOS Switched-Capacitor Voltage Converters ADM660/ADM8660
CMOS Switched-Capacitor Voltage Converters ADM66/ADM866 FEATURES ADM66: Inverts or Doubles Input Supply Voltage ADM866: Inverts Input Supply Voltage ma Output Current Shutdown Function (ADM866) 2.2 F or
More informationPrecision, Unity-Gain Differential Amplifier AMP03
a FEATURES High CMRR: db Typ Low Nonlinearity:.% Max Low Distortion:.% Typ Wide Bandwidth: MHz Typ Fast Slew Rate: 9.5 V/ s Typ Fast Settling (.%): s Typ Low Cost APPLICATIONS Summing Amplifiers Instrumentation
More informationOrder code Temperature range Package Packaging
ST485B ST485C Low power RS-485/RS-422 transceiver Features Low quiescent current: 300 µa Designed for RS-485 interface application - 7 V to 12 V common mode input voltage range Driver maintains high impedance
More informationHigh Common-Mode Rejection. Differential Line Receiver SSM2141. Fax: 781/461-3113 FUNCTIONAL BLOCK DIAGRAM FEATURES. High Common-Mode Rejection
a FEATURES High Common-Mode Rejection DC: 00 db typ 60 Hz: 00 db typ 20 khz: 70 db typ 40 khz: 62 db typ Low Distortion: 0.00% typ Fast Slew Rate: 9.5 V/ s typ Wide Bandwidth: 3 MHz typ Low Cost Complements
More information5 kv rms Signal Isolated High Speed CAN Transceiver with Bus Protection ADM3054
Data Sheet 5 kv rms Signal Isolated High Speed CAN Transceiver with Bus Protection FEATURES 5 kv rms signal isolated CAN transceiver 5 V or 3.3 V operation on V DD1 5 V operation on V DD2 V DD2SENSE to
More informationRail-to-Rail, High Output Current Amplifier AD8397
Rail-to-Rail, High Output Current Amplifier AD8397 FEATURES Dual operational amplifier Voltage feedback Wide supply range from 3 V to 24 V Rail-to-rail output Output swing to within.5 V of supply rails
More informationSP490/491 Full Duplex RS-485 Transceivers
SP490/491 Full Duplex RS-485 Transceivers FEATURES +5V Only Low Power BiCMOS Driver/Receiver Enable (SP491) RS-485 and RS-422 Drivers/Receivers Pin Compatible with LTC490 and SN75179 (SP490) Pin Compatible
More information3.3 V, ±15 kv ESD-Protected, Half- and Full-Duplex, RS-485/RS-422 Transceivers
3.3 V, ±15 kv ES-Protected, Half- and Full-uplex, S-485/S-422 Transceivers M37E/M371E/M372E/M373E/M374E/M375E/M376E/M377E/M378E FETUES TI/EI S-485/S-422 compliant ±15 kv ES protection on S-485 input/output
More informationLow Power, 3.3 V, RS-232 Line Drivers/Receivers ADM3202/ADM3222/ADM1385
Low Power, 3.3 V, RS-232 Line Drivers/Receivers ADM3202/ADM3222/ADM35 FEATURES 460 kbps data rate Specified at 3.3 V Meets EIA-232E specifications 0. μf charge pump capacitors Low power shutdown (ADM3222
More information1 pc Charge Injection, 100 pa Leakage CMOS 5 V/5 V/3 V 4-Channel Multiplexer ADG604
a FEATURES 1 pc Charge Injection (Over the Full Signal Range) 2.7 V to 5.5 V ual Supply 2.7 V to 5.5 ingle Supply Automotive Temperature Range: 4 C to +125 C 1 pa Max @ 25 C Leakage Currents 85 Typ On
More informationData Sheet April 28, 2006. Features TABLE 1. SUMMARY OF FEATURES. DATA RATE (Mbps) ISL4489E Full Yes 256 0.25 Yes Yes 140 14
ISL89E, ISL9E ata Sheet pril 8, 6 FN67. ±kv ES Protected, /8 Unit Load, V, Low Power, High Speed and Slew ate Limited, Full uplex, S-8/S- Transceivers The ISL89E, ISL9E are ES protected, fractional unit
More informationFeatures INVERTING. 0.6mA NONINVERTING INVERTING. 0.6mA NONINVERTING
MIC442/442/4428 Dual 1.A-Peak Low-Side MOSFET Driver General Description The MIC442/442/4428 family are highly-reliable dual lowside MOSFET drivers fabricated on a BiCMOS/DMOS process for low power consumption
More informationIsolated RS485 Interface. Features
Isolated RS485 Interface Functional Diagram DE D R RE IL485 ISODE A B Features 3.3 Input Supply Compatible 2500 RMS Isolation (1 min.) 25 ns Maximum Propagation Delay 35 Mbps Data Rate 1 ns Pulse Skew
More informationMM74HC14 Hex Inverting Schmitt Trigger
MM74HC14 Hex Inverting Schmitt Trigger General Description The MM74HC14 utilizes advanced silicon-gate CMOS technology to achieve the low power dissipation and high noise immunity of standard CMOS, as
More informationICL232. +5V Powered, Dual RS-232 Transmitter/Receiver. Description. Features. Ordering Information. Applications. Functional Diagram.
ICL August V Powered, Dual RS Transmitter/Receiver Features Meets All RSC and V. Specifications Requires Only Single V Power Supply Onboard Voltage Doubler/Inverter Low Power Consumption Drivers ±V Output
More informationHIGH SPEED-10 MBit/s LOGIC GATE OPTOCOUPLERS
DESCRIPTION The, /6 single-channel and /6 dual-channel optocouplers consist of a 5 nm AlGaAS LED, optically coupled to a very high speed integrated photodetector logic gate with a strobable output. This
More informationMM74HC174 Hex D-Type Flip-Flops with Clear
Hex D-Type Flip-Flops with Clear General Description The MM74HC174 edge triggered flip-flops utilize advanced silicon-gate CMOS technology to implement D-type flipflops. They possess high noise immunity,
More informationData Sheet. HFBR-0600Z Series SERCOS Fiber Optic Transmitters and Receivers
HFBR-0600Z Series SERCOS Fiber Optic Transmitters and Receivers Data Sheet SERCOS SERCOS is a SErial Realtime COmmunication System, a standard digital interface for communication between controls and drives
More informationDM7474 Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs
DM7474 Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs General Description This device contains two independent positive-edge-triggered D-type flip-flops with
More informationDM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock
September 1986 Revised March 2000 DM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock General Description The DM74LS193 circuit is a synchronous up/down 4-bit binary counter. Synchronous operation
More informationCD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate
CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate General Description The CD4001BC and CD4011BC quad gates are monolithic complementary MOS (CMOS) integrated
More informationCD4013BC Dual D-Type Flip-Flop
CD4013BC Dual D-Type Flip-Flop General Description The CD4013B dual D-type flip-flop is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement mode transistors.
More informationDM74LS05 Hex Inverters with Open-Collector Outputs
Hex Inverters with Open-Collector Outputs General Description This device contains six independent gates each of which performs the logic INVERT function. The open-collector outputs require external pull-up
More informationHigh Speed, Low Cost, Triple Op Amp ADA4861-3
High Speed, Low Cost, Triple Op Amp ADA486-3 FEATURES High speed 73 MHz, 3 db bandwidth 625 V/μs slew rate 3 ns settling time to.5% Wide supply range: 5 V to 2 V Low power: 6 ma/amplifier. db flatness:
More informationMM74HC4538 Dual Retriggerable Monostable Multivibrator
MM74HC4538 Dual Retriggerable Monostable Multivibrator General Description The MM74HC4538 high speed monostable multivibrator (one shots) is implemented in advanced silicon-gate CMOS technology. They feature
More informationDM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control
August 1986 Revised February 1999 DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control General Description The DM74LS191 circuit is a synchronous, reversible, up/ down counter. Synchronous operation
More information74LS193 Synchronous 4-Bit Binary Counter with Dual Clock
74LS193 Synchronous 4-Bit Binary Counter with Dual Clock General Description The DM74LS193 circuit is a synchronous up/down 4-bit binary counter. Synchronous operation is provided by having all flip-flops
More information74F74 Dual D-Type Positive Edge-Triggered Flip-Flop
Dual D-Type Positive Edge-Triggered Flip-Flop General Description The F74 is a dual D-type flip-flop with Direct Clear and Set inputs and complementary (Q, Q) outputs. Information at the input is traferred
More informationHigh Accuracy, Ultralow IQ, 1 A, anycap Low Dropout Regulator ADP3338
High Accuracy, Ultralow IQ, 1 A, anycap Low Dropout Regulator ADP3338 FEATURES High accuracy over line and load: ±.8% @ 25 C, ±1.4% over temperature Ultralow dropout voltage: 19 mv (typ) @ 1 A Requires
More informationMM74HC273 Octal D-Type Flip-Flops with Clear
MM74HC273 Octal D-Type Flip-Flops with Clear General Description The MM74HC273 edge triggered flip-flops utilize advanced silicon-gate CMOS technology to implement D-type flipflops. They possess high noise
More informationLow Voltage, Resistor Programmable Thermostatic Switch AD22105
a Low Voltage, Resistor Programmable Thermostatic Switch AD22105 FEATURES User-Programmable Temperature Setpoint 2.0 C Setpoint Accuracy 4.0 C Preset Hysteresis Wide Supply Range (+2.7 V dc to +7.0 V dc)
More informationCD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset
October 1987 Revised March 2002 CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset General Description The CD4027BC dual J-K flip-flops are monolithic complementary MOS (CMOS) integrated circuits
More information74AC139 74ACT139 Dual 1-of-4 Decoder/Demultiplexer
Dual 1-of-4 Decoder/Demultiplexer General Description The AC/ACT139 is a high-speed, dual 1-of-4 decoder/ demultiplexer. The device has two independent decoders, each accepting two inputs and providing
More informationDESCRIPTIO FEATURES APPLICATIO S TYPICAL APPLICATIO. LT1180A/LT1181A Low Power 5V RS232 Dual Driver/Receiver with 0.1µF Capacitors
FEATRES APPLICATIO S ESD Protection over ±kv ses Small Capacitors: kbaud Operation for R L = k, C L = pf kbaud Operation for R L = k, C L = pf Outputs Withstand ±V Without Damage CMOS Comparable Low Power:
More informationDM74121 One-Shot with Clear and Complementary Outputs
June 1989 Revised July 2001 DM74121 One-Shot with Clear and Complementary Outputs General Description The DM74121 is a monostable multivibrator featuring both positive and negative edge triggering with
More informationDM74LS151 1-of-8 Line Data Selector/Multiplexer
1-of-8 Line Data Selector/Multiplexer General Description This data selector/multiplexer contains full on-chip decoding to select the desired data source. The DM74LS151 selects one-of-eight data sources.
More informationDM74LS153 Dual 1-of-4 Line Data Selectors/Multiplexers
Dual 1-of-4 Line Data Selectors/Multiplexers General Description Each of these data selectors/multiplexers contains inverters and drivers to supply fully complementary, on-chip, binary decoding data selection
More informationDM74LS00 Quad 2-Input NAND Gate
DM74LS00 Quad 2-Input NAND Gate General Description This device contains four independent gates each of which performs the logic NAND function. Ordering Code: August 1986 Revised March 2000 Order Number
More information4-bit binary full adder with fast carry CIN + (A1 + B1) + 2(A2 + B2) + 4(A3 + B3) + 8(A4 + B4) = = S1 + 2S2 + 4S3 + 8S4 + 16COUT
Rev. 03 11 November 2004 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with low power Schottky TTL (LSTTL). The is specified in compliance
More informationMM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop
3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop General Description The MM74HCT373 octal D-type latches and MM74HCT374 Octal D-type flip flops advanced silicongate CMOS technology, which provides
More information3-input EXCLUSIVE-OR gate. The 74LVC1G386 provides a 3-input EXCLUSIVE-OR function.
Rev. 02 3 September 2007 Product data sheet 1. General description The provides a 3-input EXCLUSIVE-OR function. The input can be driven from either 3.3 or 5 V devices. This feature allows the use of these
More informationHCF4010B HEX BUFFER/CONVERTER (NON INVERTING)
HEX BUFFER/CONVERTER (NON INVERTING) PROPAGATION DELAY TIME: t PD = 50ns (Typ.) at V DD = 10V C L = 50pF HIGH TO LOW LEVEL LOGIC CONVERSION MULTIPLEXER: 1 TO 6 OR 6 TO 1 HIGH "SINK" AND "SOURCE" CURRENT
More informationMM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer
MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer General Description The MM74C150 and MM82C19 multiplex 16 digital lines to 1 output. A 4-bit address code determines
More informationDM74LS47 BCD to 7-Segment Decoder/Driver with Open-Collector Outputs
DM74LS47 BCD to 7-Segment Decoder/Driver with Open-Collector Outputs General Description The DM74LS47 accepts four lines of BCD (8421) input data, generates their complements internally and decodes the
More informationHigh Voltage Current Shunt Monitor AD8212
High Voltage Current Shunt Monitor AD822 FEATURES Adjustable gain High common-mode voltage range 7 V to 65 V typical 7 V to >500 V with external pass transistor Current output Integrated 5 V series regulator
More informationLTC1390 8-Channel Analog Multiplexer with Serial Interface U DESCRIPTIO
FEATRES -Wire Serial Digital Interface Data Retransmission Allows Series Connection with Serial A/D Converters Single V to ±V Supply Operation Analog Inputs May Extend to Supply Rails Low Charge Injection
More informationCMOS 1.8 V to 5.5 V, 2.5 Ω SPDT Switch/2:1 Mux in Tiny SC70 Package ADG779
CMO 1.8 V to 5.5 V, 2.5 Ω PT witch/2:1 Mux in Tiny C70 Package AG779 FEATURE 1.8 V to 5.5 V single supply 2.5 Ω on resistance 0.75 Ω on-resistance flatness 3 db bandwidth >200 MHz Rail-to-rail operation
More informationCMOS 5 V/+5 V 4 Single SPDT Switches ADG619/ADG620
a FEATURE (Max) On Resistance. (Max) On Resistance Flatness.7 V to 5.5 ingle upply.7 V to 5.5 V ual upply Rail-to-Rail Operation -Lead OT-3 Package, -Lead MOP Package Typical Power Consumption (
More informationHigh Speed, Low Power Dual Op Amp AD827
a FEATURES High Speed 50 MHz Unity Gain Stable Operation 300 V/ms Slew Rate 120 ns Settling Time Drives Unlimited Capacitive Loads Excellent Video Performance 0.04% Differential Gain @ 4.4 MHz 0.198 Differential
More informationSingle-Supply, Rail-to-Rail, Low Power, FET Input Op Amp AD820
Single-Supply, Rail-to-Rail, Low Power, FET Input Op Amp AD82 FEATURES True single-supply operation Output swings rail-to-rail Input voltage range extends below ground Single-supply capability from 5 V
More informationICS514 LOCO PLL CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET
DATASHEET ICS514 Description The ICS514 LOCO TM is the most cost effective way to generate a high-quality, high-frequency clock output from a 14.31818 MHz crystal or clock input. The name LOCO stands for
More informationCD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop
Hex D-Type Flip-Flop Quad D-Type Flip-Flop General Description The CD40174BC consists of six positive-edge triggered D- type flip-flops; the true outputs from each flip-flop are externally available. The
More informationTS555. Low-power single CMOS timer. Description. Features. The TS555 is a single CMOS timer with very low consumption:
Low-power single CMOS timer Description Datasheet - production data The TS555 is a single CMOS timer with very low consumption: Features SO8 (plastic micropackage) Pin connections (top view) (I cc(typ)
More informationDM74LS157 DM74LS158 Quad 2-Line to 1-Line Data Selectors/Multiplexers
September 1986 Revised April 2000 DM74LS157 DM74LS158 Quad 2-Line to 1-Line Data Selectors/Multiplexers General Description These data selectors/multiplexers contain inverters and drivers to supply full
More informationMADR-009269-0001TR. Single Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. V1. Functional Schematic. Features.
Features High Voltage CMOS Technology Complementary Outputs Positive Voltage Control CMOS device using TTL input levels Low Power Dissipation Low Cost Plastic SOIC-8 Package 100% Matte Tin Plating over
More informationCD4043BC CD4044BC Quad 3-STATE NOR R/S Latches Quad 3-STATE NAND R/S Latches
CD4043BC CD4044BC Quad 3-STATE NOR R/S Latches Quad 3-STATE NAND R/S Latches General Description The CD4043BC are quad cross-couple 3-STATE CMOS NOR latches, and the CD4044BC are quad cross-couple 3- STATE
More informationMIC4451/4452. General Description. Features. Applications. Functional Diagram V S. 12A-Peak Low-Side MOSFET Driver. Bipolar/CMOS/DMOS Process
12A-Peak Low-Side MOSFET Driver Bipolar/CMOS/DMOS Process General Description MIC4451 and MIC4452 CMOS MOSFET drivers are robust, efficient, and easy to use. The MIC4451 is an inverting driver, while the
More information74AC138 74ACT138 1-of-8 Decoder/Demultiplexer
1-of-8 Decoder/Demultiplexer General Description The AC/ACT138 is a high-speed 1-of-8 decoder/demultiplexer. This device is ideally suited for high-speed bipolar memory chip select address decoding. The
More informationFeatures. V PP IN V CC3 IN V CC5 IN (opt) EN0 EN1 MIC2562
MIC2562A /CardBus Socket Power Controller General Description The MIC2562A (Personal Computer Memory Card International Association) and CardBus power controller handles all PC Card slot power supply pins,
More informationDM74LS169A Synchronous 4-Bit Up/Down Binary Counter
Synchronous 4-Bit Up/Down Binary Counter General Description This synchronous presettable counter features an internal carry look-ahead for cascading in high-speed counting applications. Synchronous operation
More information8-bit binary counter with output register; 3-state
Rev. 3 24 February 2016 Product data sheet 1. General description The is an 8-bit binary counter with a storage register and 3-state outputs. The storage register has parallel (Q0 to Q7) outputs. The binary
More informationQuad Low Offset, Low Power Operational Amplifier OP400
Data Sheet FEATURES Low input offset voltage: 5 µv maximum Low offset voltage drift over 55 C to 25 C:.2 μv/ C maximum Low supply current (per amplifier): 725 µa maximum High open-loop gain: 5 V/mV minimum
More informationHigh Accuracy, Ultralow IQ, 1.5 A, anycap Low Dropout Regulator ADP3339
Data Sheet High Accuracy, Ultralow IQ,.5 A, anycap Low Dropout Regulator FEATURES FUNCTIONAL BLOCK DIAGRAM High accuracy over line and load: ±.9% at 5 C, ±.5% over temperature Ultralow dropout voltage:
More information256K (32K x 8) Static RAM
256K (32K x 8) Static RAM Features High speed: 55 ns and 70 ns Voltage range: 4.5V 5.5V operation Low active power (70 ns, LL version) 275 mw (max.) Low standby power (70 ns, LL version) 28 µw (max.) Easy
More informationLM56 Dual Output Low Power Thermostat
Dual Output Low Power Thermostat General Description The LM56 is a precision low power thermostat. Two stable temperature trip points (V T1 and V T2 ) are generated by dividing down the LM56 1.250V bandgap
More informationMADR-009190-0001TR. Quad Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. 4. Functional Schematic. Features.
Features High Voltage CMOS Technology Four Channel Positive Voltage Control CMOS device using TTL input levels Low Power Dissipation Low Cost Lead-Free SOIC-16 Plastic Package Halogen-Free Green Mold Compound
More informationSG2525A SG3525A REGULATING PULSE WIDTH MODULATORS
SG2525A SG3525A REGULATING PULSE WIDTH MODULATORS 8 TO 35 V OPERATION 5.1 V REFERENCE TRIMMED TO ± 1 % 100 Hz TO 500 KHz OSCILLATOR RANGE SEPARATE OSCILLATOR SYNC TERMINAL ADJUSTABLE DEADTIME CONTROL INTERNAL
More informationHigh Speed, Low Power Monolithic Op Amp AD847
a FEATURES Superior Performance High Unity Gain BW: MHz Low Supply Current:.3 ma High Slew Rate: 3 V/ s Excellent Video Specifications.% Differential Gain (NTSC and PAL).9 Differential Phase (NTSC and
More informationHCF4001B QUAD 2-INPUT NOR GATE
QUAD 2-INPUT NOR GATE PROPAGATION DELAY TIME: t PD = 50ns (TYP.) at V DD = 10V C L = 50pF BUFFERED INPUTS AND OUTPUTS STANDARDIZED SYMMETRICAL OUTPUT CHARACTERISTICS QUIESCENT CURRENT SPECIFIED UP TO 20V
More informationCA723, CA723C. Voltage Regulators Adjustable from 2V to 37V at Output Currents Up to 150mA without External Pass Transistors. Features.
CA73, CA73C Data Sheet April 1999 File Number 788. Voltage Regulators Adjustable from V to 37V at Output Currents Up to 1mA without External Pass Transistors The CA73 and CA73C are silicon monolithic integrated
More informationLow Noise, Matched Dual PNP Transistor MAT03
a FEATURES Dual Matched PNP Transistor Low Offset Voltage: 100 V Max Low Noise: 1 nv/ Hz @ 1 khz Max High Gain: 100 Min High Gain Bandwidth: 190 MHz Typ Tight Gain Matching: 3% Max Excellent Logarithmic
More informationCMOS 1.8 V to 5.5 V, 2.5 2:1 Mux/SPDT Switch in SOT-23 ADG719
a FEATURE 1.8 V to 5.5 ingle upply 4 (Max) On Resistance.75 (Typ) On Resistance Flatness Automotive Temperature Range: 4 C to +125 C 3 db Bandwidth > 2 MHz Rail-to-Rail Operation 6-Lead OT-23 Package and
More informationCD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate
Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate General Description The CD4001BC and CD4011BC quad gates are monolithic complementary MOS (CMOS) integrated circuits cotructed
More informationHigh and Low Side Driver
High and Low Side Driver Features Product Summary Floating channel designed for bootstrap operation Fully operational to 200V Tolerant to negative transient voltage, dv/dt immune Gate drive supply range
More informationHigh-Speed, Low-Power, 3V/5V, Rail-to-Rail, Single-Supply Comparators MAX941/MAX942/ MAX944. General Description. Features. Ordering Information
General Description The MAX941/MAX94/ are single/dual/quad highspeed comparators optimized for systems powered from a 3V or 5V supply. These devices combine high speed, low power, and rail-to-rail inputs.
More informationICS650-44 SPREAD SPECTRUM CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS650-44 Description The ICS650-44 is a spread spectrum clock synthesizer intended for video projector and digital TV applications. It generates three copies of an EMI optimized 50 MHz clock
More informationCAN Bus Transceivers Operate from 3.3V or 5V and Withstand ±60V Faults
CAN Bus Transceivers Operate from 3.3V or 5V and Withstand ±6 Faults Ciaran Brennan design features The LTC2875 is a robust CAN bus transceiver that features ±6 overvoltage and ±25kV ESD tolerance to reduce
More information74VHC574 Octal D-Type Flip-Flop with 3-STATE Outputs
74HC574 Octal D-Type Flip-Flop with 3-STATE Outputs General Description Ordering Code: March 1993 Revised May 2005 The HC574 is an advanced high speed CMOS octal flipflop with 3-STATE output fabricated
More informationThe 74LVC1G04 provides one inverting buffer.
Rev. 12 6 ugust 2012 Product data sheet 1. General description The provides one inverting buffer. Input can be driven from either 3.3 V or 5 V devices. These features allow the use of these devices in
More informationNTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter
NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter Description: The NTE2053 is a CMOS 8 bit successive approximation Analog to Digital converter in a 20 Lead DIP type package which uses a differential
More information74HC154; 74HCT154. 4-to-16 line decoder/demultiplexer
Rev. 7 29 February 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a. It decodes four binary weighted address inputs (A0 to A3) to sixteen mutually
More informationDM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs
August 1986 Revised March 2000 DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary General Description This device contains two independent negative-edge-triggered
More informationMM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer
MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer General Description The MM74C150 and MM82C19 multiplex 16 digital lines to 1 output. A 4-bit address code determines
More informationThe 74LVC1G11 provides a single 3-input AND gate.
Rev. 8 17 September 2015 Product data sheet 1. General description The provides a single 3-input AND gate. The input can be driven from either 3.3 V or 5 V devices. This feature allows the use of this
More informationVoltage Output Temperature Sensor with Signal Conditioning AD22100
Voltage Output Temperature Sensor with Signal Conditioning AD22100 FEATURES 200 C temperature span Accuracy better than ±2% of full scale Linearity better than ±1% of full scale Temperature coefficient
More informationRail-to-Rail, Very Fast, 2.5 V to 5.5 V, Single-Supply TTL/CMOS Comparators ADCMP600/ADCMP601/ADCMP602
Rail-to-Rail, Very Fast, 2.5 V to 5.5 V, Single-Supply TTL/CMOS Comparators ADCMP600/ADCMP601/ADCMP602 FEATURES Fully specified rail to rail at V CC = 2.5 V to 5.5 V Input common-mode voltage from 0.2
More informationHex buffer with open-drain outputs
Rev. 5 27 October 20 Product data sheet. General description The provides six non-inverting buffers. The outputs are open-drain and can be connected to other open-drain outputs to implement active-low
More information74HC02; 74HCT02. 1. General description. 2. Features and benefits. Ordering information. Quad 2-input NOR gate
Rev. 5 26 November 2015 Product data sheet 1. General description 2. Features and benefits The is a quad 2-input NOR gate. Inputs include clamp diodes. This enables the use of current limiting resistors
More informationDM9368 7-Segment Decoder/Driver/Latch with Constant Current Source Outputs
DM9368 7-Segment Decoder/Driver/Latch with Constant Current Source Outputs General Description The DM9368 is a 7-segment decoder driver incorporating input latches and constant current output circuits
More informationMM74C74 Dual D-Type Flip-Flop
Dual D-Type Flip-Flop General Description The MM74C74 dual D-type flip-flop is a monolithic complementary MOS (CMOS) integrated circuit cotructed with N- and P-channel enhancement traistors. Each flip-flop
More information74HC238; 74HCT238. 3-to-8 line decoder/demultiplexer
Rev. 4 27 January 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The decodes three binary weighted address inputs (A0, A1 and A2) to eight mutually exclusive
More informationWide Bandwidth, Fast Settling Difet OPERATIONAL AMPLIFIER
Wide Bandwidth, Fast Settling Difet OPERATIONAL AMPLIFIER FEATURES HIGH GAIN-BANDWIDTH: 35MHz LOW INPUT NOISE: 1nV/ Hz HIGH SLEW RATE: V/µs FAST SETTLING: 24ns to.1% FET INPUT: I B = 5pA max HIGH OUTPUT
More informationData Sheet. ACPL-077L Low Power 3.3 V / 5 V High Speed CMOS Optocoupler Design for System Level Reliability. Description. Features. Functional Diagram
ACPL-077L Low Power 3.3 V / 5 V High Speed CMOS Optocoupler Design for System Level Reliability Data Sheet Lead (Pb) Free RoHS 6 fully compliant RoHS 6 fully compliant options available; -xxxe denotes
More informationLow-power configurable multiple function gate
Rev. 7 10 September 2014 Product data sheet 1. General description The provides configurable multiple functions. The output state is determined by eight patterns of 3-bit input. The user can choose the
More informationINTEGRATED CIRCUITS. 74LVC08A Quad 2-input AND gate. Product specification IC24 Data Handbook. 1997 Jun 30
INTEGRATED CIRCUITS IC24 Data Handbook 1997 Jun 30 FEATURES Wide supply voltage range of 1.2 V to 3.6 V In accordance with JEDEC standard no. 8-1A Inputs accept voltages up to 5.5 V CMOS low power consumption
More information