RISC Processor Simulator (SRC) INEL 4215: Computer Architecture and Organization September 22, 2004



Similar documents
Chapter 2 Topics. 2.1 Classification of Computers & Instructions 2.2 Classes of Instruction Sets 2.3 Informal Description of Simple RISC Computer, SRC

UNIVERSITY OF CALIFORNIA, DAVIS Department of Electrical and Computer Engineering. EEC180B Lab 7: MISP Processor Design Spring 1995

Schema XML_PGE.xsd. element GrupoInformes. attribute XML_PGE.xsd unqualified qualified

M A S S A C H U S E T T S I N S T I T U T E O F T E C H N O L O G Y DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE

l C-Programming l A real computer language l Data Representation l Everything goes down to bits and bytes l Machine representation Language

Instructor Application for Certificate Renewal

Instruction Set Architecture

BASIC COMPUTER ORGANIZATION AND DESIGN

EECS 427 RISC PROCESSOR

Central Processing Unit (CPU)

DIPLOMADO DE JAVA - OCA

CPU Organization and Assembly Language

Where we are CS 4120 Introduction to Compilers Abstract Assembly Instruction selection mov e1 , e2 jmp e cmp e1 , e2 [jne je jgt ] l push e1 call e

A single register, called the accumulator, stores the. operand before the operation, and stores the result. Add y # add y from memory to the acc

Languages, and Digital Logic

EE 1130 Freshman Eng. Design for Electrical and Computer Eng.

Instruction Set Architecture. or How to talk to computers if you aren t in Star Trek

Lista de Condiciones y Reglas

Systems I: Computer Organization and Architecture

Z80 Instruction Set. Z80 Assembly Language

Summary of the MARIE Assembly Language

8085 INSTRUCTION SET

Watch video 1.3: Gender and number of adjectives to describe yourself Voc. Quiz 1. Due 9/14 LM: 1-8 (due 9/14) **YO Separar de 1-5 a 1-7 en WP

Lenguaje VHDL. Diseño de sistemas digitales secuenciales

Apéndice C: Código Fuente del Programa DBConnection.java

The AVR Microcontroller and C Compiler Co-Design Dr. Gaute Myklebust ATMEL Corporation ATMEL Development Center, Trondheim, Norway

manual usuario blackberry curve 8520

Cursos Generales Complementarios. Universidad del TURABO. Escuela: Ingeniería Grado: Bachillerato

Título del curso Créditos Pre-requisitos

Grado en Administración y Dirección de Empresas, Mención Creación y Dirección de Empresas, Itinerario Emprendedores

History of Algorithms: An e-learning free election subjet, in a classical university E-MATH a(*) Rosa M. Pinero Puerto Ramírez

Curso SQL Server 2008 for Developers

manual de usuario lg optimus l5

New Server Installation. Revisión: 13/10/2014

Lab Work 2. MIPS assembly and introduction to PCSpim

DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING Question Bank Subject Name: EC Microprocessor & Microcontroller Year/Sem : II/IV

PART B QUESTIONS AND ANSWERS UNIT I

MICROPROCESSOR AND MICROCOMPUTER BASICS

Spanish GCSE Student Guide

Contact: Facebook/ Skype: senoraperez / pereza@fultonschools.org

Computer organization

Instruction Set Design

CHALLENGE TO INSTRUCTIONAL AND LIBRARY MATERIAL

Microprocessor & Assembly Language

DIPLOMADO EN BASE DE DATOS

Práctica 1: PL 1a: Entorno de programación MathWorks: Simulink

THUMB Instruction Set

manual de usuario joomla 15 espanol : The User's Guide

Summer Reading and Class Assignments Rising Seniors

Chapter 11: Input/Output Organisation. Lesson 06: Programmed IO

Instruction Set Architecture (ISA)

AV-002: Professional Web Component Development with Java

UNIVERSIDAD TÉCNICA DEL NORTE ARTÍCULO CIENTÍFICO (INGLÉS)

Enrollment Forms Packet (EFP)

MACHINE ARCHITECTURE & LANGUAGE

English-Language Arts Content Standards

First Year Spanish I SPAN 111 Summer 2015 MTWR

Migración y Coexistencia desde Notes a Exchange Server 2007

Machine Architecture and Number Systems. Major Computer Components. Schematic Diagram of a Computer. The CPU. The Bus. Main Memory.

Today. Binary addition Representing negative numbers. Andrew H. Fagg: Embedded Real- Time Systems: Binary Arithmetic

Advanced Computer Architecture-CS501. Computer Systems Design and Architecture 2.1, 2.2, 3.2

CPU Organisation and Operation

USOAP ANS inspectorate AIM/MET/CNS Audit Matters

Monitoreo de Bases de Datos

Discover Natural Science for ESO 1 and 2

612 CHAPTER 11 PROCESSOR FAMILIES (Corrisponde al cap Famiglie di processori) PROBLEMS

Computer Architecture Lecture 2: Instruction Set Principles (Appendix A) Chih Wei Liu 劉 志 尉 National Chiao Tung University

An Overview of Stack Architecture and the PSC 1000 Microprocessor

manual usuario hyundai i20 Most of the time, manual usuario hyundai i20 is simply instructions on the way to upload it.

Response Area 3 - Community Meeting

2011, The McGraw-Hill Companies, Inc. Chapter 3

UNIVERSIDAD FRANCISCO DE PAULA SANTANDER DOMINIOS DE COLISION, SEGMENTACION Y VLAN. Academia Local. Ing. José Martín Calixto Cely

Administrative Issues

APS ELEMENTARY SCHOOL PLANNING SURVEY

AUTOMATIC NIGHT LAMP WITH MORNING ALARM USING MICROPROCESSOR

ICAO State Safety Programme (SSP) Introduction

Ranking de Universidades de Grupo of Eight (Go8)

MICROPROCESSOR. Exclusive for IACE Students iacehyd.blogspot.in Ph: /422 Page 1

Global Art: A Sense of Caring Nos Preocupamos por los Demas

Binary Numbers. Binary Octal Hexadecimal

D755M CONTROL CARD FOR TWO SINGLE-PHASE MOTORS 220/230 VAC TARJETA DE MANDO PARA DOS MOTORES MONOFÁSICOS 220/230 VAC INSTALLATION GUIDE

Z80 Microprocessors Z80 CPU. User Manual UM Copyright 2014 Zilog, Inc. All rights reserved.

Sage ERP X3 Standard Edition

Modificación de los Gastos operativos y de administración en JPMorgan Investment Funds y JPMorgan Funds

Faculty of Engineering Student Number:

Chapter 4 Register Transfer and Microoperations. Section 4.1 Register Transfer Language

ENVIRONMENT: Collaborative Learning Environment

Estructura de aplicación en PHP para System i

Digital Fundamentals

August / Agosto 2015 Phillips Elementary School Parent Calendar of Classes / Calendario de Clases para Padres. Mon Tue Wed Thu Fri

Red de Revistas Científicas de América Latina y el Caribe, España y Portugal. Universidad Autónoma del Estado de México

LOS ANGELES UNIFIED SCHOOL DISTRICT REFERENCE GUIDE

ALOJAMIENTO / ACCOMODATION

(Refer Slide Time: 00:01:16 min)

Heuristic algorithm for a flexible flow shop problem minimizing total weighted completion time (w j. ) constrains with proportional machines (q m

LC-3 Assembly Language

VIRTUAL ANSWERING SERVICE JOBS

Chapter 9 Computer Design Basics!

Transcription:

General Project Description RISC Processor Simulator (SRC) INEL 4215: Computer Architecture and Organization September 22, 2004 In the textbook, Computer Systems Design and Architecture by Heuring, we have the description of a RISC processor called the Simple Risc Computer (SRC). This processor is used as an example through the book to show all the different aspects of an architecture and all the components and parts of processors. In order to undertand how this processor works and the different aspects taken into consideration when designing a processor, we are requesting that you design a simulator for a simple version of the SRC processor. Students will form groups of 3 or 4 students to develop your own version of the simulator. The following sections describe the processor. Memory and Registers The size of the memory is 1KB organizad as 1024 addresses of 1 byte each. Internally, the processor has 8 general purpose registers, 8 bits each. The names of the registers are from r0 to r7. The processor has a 10 bit program counter called PC and a 24 bit instruction register called IR. The following figure illustrates the IR format: Op : 5 bits opcode. Determines which instruction will be executed.

ra: 3 bits which indicate which one of the eight registers will be register a rb: 3 bits which indicate which one of the eight registers will be register b rc: 3 bits which indicate which one of the eight registers will be register c c: 10 bits representing c1, c2 y c3 from the SRC illustrated in the textbook. Instruction Set You will find a description of the instruction set of the processor in sections 2.3 to 2.5 in the textbook and appendix B. The following table is a summary of the instruction set. Instruction ADC follows the format of instruction ADD. op Name Operands Operation Details 0 NOP Does nothing 1 LD RA,RB,C If rb = 0 R[ra] = M[c] R[ra] = M[c+R[rb]] 2 LDR RA,C R[ra] = M[pc + c] 3 ST RA,RB,C If rb = 0 M[c2] = R[ra] M[c2+R[rb]] = R[ra] 4 STR RA,C M[pc+c] = R[ra] 5 LA RA,RB,C If rb = 0 R[ra] = c R[ra] = c + R[rb] 6 LAR RA,C R[ra] = PC + c 8 BR RB,RC,cond If cond is true PC = R[rb] 9 BRL RA,RB,RC,cond R[ra] = pc If cond is true PC = R[rb] Conditions 000 don t jump 001 jump always 010 R[rc] = 0 011 R[rc] <> 0 100 R[rc] >= 0 101 R[rc] < 0 Conditions are the same as above 10 ADC RA,RB,RC R[ra] = R[ra] + R[rb] + R[rc] Add group of three registers 12 ADD RA,RB,RC R[ra] = R[rb] + R[rc] 13 ADDI RA,RB,C R[ra] = R[rb] + c 14 SUB RA,RB,RC R[ra] = R[rb] R[rc] 15 NEG RA,RC R[ra] = -R[rc] 20 AND RA,RB,RC R[ra] = R[rb] ^ R[rc] 21 ANDI RA,RB,C R[ra] = R[rb] ^ c 22 OR RA,RB,RC R[ra] = R[rb] v R[rc] 23 ORI RA,RB,C R[ra] = R[rb] v c 24 NOT RA,RC R[ra] = R[rc ] 26 SHR RA,RB,RC,count If count = 0 R[ra] = R[rb] shr R[rc] R[ra] = R[rb] shr count 27 SHRA RA,RB,RC,count If count = 0 R[ra] = R[rb] shra R[rc]

R[ra] = R[rb] shra count 28 SHL RA,RB,RC,count If count = 0 R[ra] = R[rb] shl R[rc] R[ra] = R[rb] shl count 29 SHC RA,RB,RC,count If count = 0 R[ra] = R[rb] shc R[rc] R[ra] = R[rb] shc count 31 STOP Stop flag is set Arithmetic instructions use a 2 s complement representation for negative numbers. This format is also used to compute memory addresses when accessing memory. Processor Configuration The processor operates with instructions located in main memory from address 0 to address 511. When the processor starts, it will always do so from location 0, 1 and 2. The system will also have two devices connected to I/O ports using the following memory locations: 512-513: 16 bits, input from keyboard 514 517: Hex display, each byte will represent one digit The information coming from the keyboard will be entered at the keyboard of the computer running the simulation. The hex display will be presented at the computer screen of the computer running the simulation. The following figure illustrates a possible configuration of the graphical user interface for the simulator you will design. Due date October 6, 2004

Project requirements Three or four of students per group. Divide tasks as balanced as possible, and please take into consideration preferences and skills. As part of the report, I want to see a list of responsibilities and who completed them. Simulator characteristics The simulator must simulate all instructions in the instruction set, including all addressing modes. The simulator will run the instructions located in the main memory, starting with address zero (PC=0) The contents of memory are changed as a file with instructions is loaded into the simulator. Nayda Santiago will bring a simulation file on the oral exam day. This file will contain one line per instruction, and it will be represented in HEX characters (6 Hex characters). The following example illustrates an input file: 2B001E 2C0004 1B8204 627000 The simulator should run in two different modes: run or step. Run mode will allow programs to run from start to end. Step mode will run one instruction at a time. Please notice that the last instruction in any file should be stop. The simulator must show the contents of all registers, program counter, instruction register, and the contents of a section of memory. The directions in memory should be shown in HEX representation Your design may use a graphical user interface or a plain text interface. Use any programming language of your preference. Project Report and Evaluation Renglones... Puntos Funcionamiento de las instrucciones...20 puntos Implementación de las operaciones aritméticas usando 2 s complement...5 puntos Implementación de la funcion ADC...5 puntos Interfaz cumple con los requisitos...10 puntos El programa lee a archivos (I/O) como indicado...10 puntos Happy Hour...15 puntos Puntaje individual para cada miembro del grupo. Código fuente...5 puntos Documentación del código es apropiada. Autor, día, descripción, variables, etc. Reporte...30 puntos Contiene todas sus partes: Cubierta (Binding, cartapacio, etc., debe verse bien) Página de título Resumen o abstract Tabla de contenido Lista de figuras Lista de tablas Introducción Discusión Conclusión Referencias Apéndice Un sobre con un CD conteniendo el código fuente del simulador.

Favor de referirse a Writing Formal Reports: An Approach for Engineering Students in 21st Century, Third Edition, by Nayda G. Santiago & Manuel A. Jiménez en la página web de la clase. Introducción apropiada Describe el diseño del código. Incluye código fuente. Concluye apropiadamente. Distribución equitativa de tareas. Incluye gant chart. Analizaron el problema. La explicación es apropiada. Bien organizado y coherente. Lenguaje apropiado. Incluye las cartas en el apéndice Penalties Dia de entrega: -0 puntos. Next day: -10 puntos Two days late: -25 puntos Three days late: -40 puntos Four days late: not accepted