DDR Debug Toolkit. Key Features. Read/Write Separation. DDR-Specific Jitter Analysis

Similar documents
Eye Doctor II Advanced Signal Integrity Tools

Jitter Measurements in Serial Data Signals

DDR Memory Overview, Development Cycle, and Challenges

DDR3 DIMM Slot Interposer

How To Use A High Definition Oscilloscope

USB 3.0 Jitter Budgeting White Paper Revision 0.5

High-Speed Inter Connect (HSIC) Solution

Successfully negotiating the PCI EXPRESS 2.0 Super Highway Towards Full Compliance

Free 15-day trial. Signata Waveform Viewer Datasheet

Table 1: Address Table

Tuning DDR4 for Power and Performance. Mike Micheletti Product Manager Teledyne LeCroy

Selecting the Optimum PCI Express Clock Source

Making Basic Measurements. Publication Number August Training Kit for the Agilent Technologies Series Logic Analysis System

Tuning DDR4 for Power and Performance. Mike Micheletti Product Manager Teledyne LeCroy

AN952: PCIe Jitter Estimation Using an Oscilloscope

Agilent Technologies N5393B PCI Express 2.0 (Gen2) Electrical Performance Validation and Compliance Software for Infiniium Oscilloscopes

Spectrum Analyzer. Software Instruction Manual

Features. DDR SODIMM Product Datasheet. Rev. 1.0 Oct. 2011

EXPERIMENT NUMBER 5 BASIC OSCILLOSCOPE OPERATIONS

Numerical Parameters Analysis of Boonton 4540 Peak Power Meter

Electronic Communications Committee (ECC) within the European Conference of Postal and Telecommunications Administrations (CEPT)

Keysight E2688A, N5384A High-Speed Serial Data Analysis and Clock Recovery Software

LabMaster 10 Zi-A High Bandwidth Modular Oscilloscopes 20 GHz 100 GHz

Keysight Technologies N8900A Ininiium Ofline Oscilloscope Analysis Software. Data Sheet

Pericom PCI Express 1.0 & PCI Express 2.0 Advanced Clock Solutions

Table 1 SDR to DDR Quick Reference

RF Measurements Using a Modular Digitizer

Selecting RJ Bandwidth in EZJIT Plus Software

NRZ Bandwidth - HF Cutoff vs. SNR

Module 13 : Measurements on Fiber Optic Systems

White Paper Utilizing Leveling Techniques in DDR3 SDRAM Memory Interfaces

ADQYF1A08. DDR2-1066G(CL6) 240-Pin O.C. U-DIMM 1GB (128M x 64-bits)

Electrical Compliance Test Specification SuperSpeed Universal Serial Bus

GETTING STARTED WITH LABVIEW POINT-BY-POINT VIS

Time-Correlated Multi-domain RF Analysis with the MSO70000 Series Oscilloscope and SignalVu Software

FS1140 & FS1141 DDR Protocol Checking & Performance Tool. FuturePlus Systems. Power Tools For Bus Analysis

How To Understand And Understand Jitter On A Network Device

DDR SDRAM SODIMM. MT9VDDT1672H 128MB 1 MT9VDDT3272H 256MB MT9VDDT6472H 512MB For component data sheets, refer to Micron s Web site:

81110A Pulse Pattern Generator Simulating Distorted Signals for Tolerance Testing

Three Levels of Data-Logging Software from National Instruments

Appendix A. by Gordon Getty, Agilent Technologies

Electrical Compliance Test Specification SuperSpeed Universal Serial Bus

Physical Layer Compliance Testing for 100BASE-TX

Jitter Transfer Functions in Minutes

Clock Jitter Definitions and Measurement Methods

10-3. SYSTEM TESTING AND DOCUMENTATION

ENGINEERING COMMITTEE Interface Practices Subcommittee AMERICAN NATIONAL STANDARD ANSI/SCTE Test Method for AC to DC Power Supplies

LeCroy Corporation 700 Chestnut Ridge Road Chestnut Ridge, NY Tel: (845) Fax: (845) Internet:

Agilent Technologies E8047B Analysis Probe System for the Intel Xeon Processor Family

802.11ac Power Measurement and Timing Analysis

Agilent MATLAB Data Analysis Software Packages for Agilent Oscilloscopes

Understanding and Performing MIPI D-PHY Physical Layer, CSI and DSI Protocol Layer Testing

CHAPTER 11: Flip Flops

Understanding and Characterizing Timing Jitter. Primer

Jitter in PCIe application on embedded boards with PLL Zero delay Clock buffer

Interposers, Probes and Adapters for Teledyne LeCroy PCI Express Systems

Application Note. PCIEC-85 PCI Express Jumper. High Speed Designs in PCI Express Applications Generation GT/s

1.55V DDR2 SDRAM FBDIMM

TDS5000B, TDS6000B, TDS/CSA7000B Series Acquisition Modes

Best Practises for LabVIEW FPGA Design Flow. uk.ni.com ireland.ni.com

PCI Express: The Evolution to 8.0 GT/s. Navraj Nandra, Director of Marketing Mixed-Signal and Analog IP, Synopsys

Using the On-Chip Signal Quality Monitoring Circuitry (EyeQ) Feature in Stratix IV Transceivers

Memory Module Specifications KVR667D2D4F5/4G. 4GB 512M x 72-Bit PC CL5 ECC 240-Pin FBDIMM DESCRIPTION SPECIFICATIONS

LLRF. Digital RF Stabilization System

Address Summary Table: 128MB 256MB 512MB 1GB 2GB Module

DDR subsystem: Enhancing System Reliability and Yield

Sentinel-SSO: Full DDR-Bank Power and Signal Integrity. Design Automation Conference 2014

Measurement and Analysis Introduction of ISO7816 (Smart Card)

Vector Signal Analyzer FSQ-K70

Dispersion penalty test 1550 Serial

Computer Organization & Architecture Lecture #19

Foundation of Quantitative Data Analysis

ThinkServer PC DDR2 FBDIMM and PC DDR2 SDRAM Memory options boost overall performance of ThinkServer solutions

Manage Software Development in LabVIEW with Professional Tools

Features. DDR3 Unbuffered DIMM Spec Sheet

Digital Storage Oscilloscopes Models 2540B, 2542B, 2540B-GEN, 2542B-GEN

Advanced Power Measurement and Analysis Software DPOPWR Datasheet

DDR SDRAM SODIMM. MT8VDDT3264H 256MB 1 MT8VDDT6464H 512MB For component data sheets, refer to Micron s Web site:

Clock Recovery in Serial-Data Systems Ransom Stephens, Ph.D.

ECONseries Low Cost USB DAQ

CMA5000 SPECIFICATIONS Gigabit Ethernet Module

Analogue/Digital Analogue and Differential Oscilloscopes

PCM Encoding and Decoding:

Keysight DSOX6JITTER Jitter Analysis Option

Application Note for General PCB Design Guidelines for Mobile DRAM

PCI Express Transmitter Electrical Validation and Compliance Testing with Agilent Infiniium Oscilloscopes

Wireless Technologies for the 450 MHz band

DDR2 SDRAM SODIMM MT16HTF12864H 1GB MT16HTF25664H 2GB

PCI-SIG ENGINEERING CHANGE NOTICE

Electrical Resonance

Explore Efficient Test Approaches for PCIe at 16GT/s Kalev Sepp Principal Engineer Tektronix, Inc

KVPX CONNECTOR SERIES HIGH SPEED SIGNAL INTEGRITY REPORT

Intel X38 Express Chipset Memory Technology and Configuration Guide

U1602A Handheld Oscilloscopes, 20 MHz

MAESTRO 7. Multichannel Analyzer (MCA) Application Software

DDR Validation Tool User Guide

What is the difference between an equivalent time sampling oscilloscope and a real-time oscilloscope?

HD Radio FM Transmission System Specifications Rev. F August 24, 2011

ATE for Manufacturing Test. Major ATE Companies: Teradyne, Credence, Agilent, Advantest, NPTest... Agilent 83K. Advantest T6682

NetVue IMS, Bandwidth Manager & Heights Networking Platform Course Description

Transcription:

DDR Debug Toolkit Key Features Read/Write burst separation with a push of a button Simultaneous analysis of four different measurement scenarios View up to 10 eye diagrams with mask testing and eye measurements Perform jitter analysis for root cause analysis Quickly configure measurements specific to DDR Analyze specific regions of bursts with configurable qualifiers Support for DDR2/3/4 and LPDDR2/3 Select standard and custom speed grades Most oscilloscope-based DDR physical layer test tools are targeted exclusively at JEDEC compliance testing, whereas the DDR Debug Toolkit provides test, debug and analysis tools for the entire DDR design cycle. The unique DDR analysis capabilities provide automatic Read and Write burst separation, bursted data jitter analysis and DDR-specific measurement parameters. All this DDR analysis can be performed simultaneously over four different measurement scenarios. Read/Write Separation DDR-Specific Jitter Analysis Easily separate Read and Write Effortlessly identify sources of jitter bursts with a push of a button for on bursted DDR signals, a unique quick analysis and system validation. capability most jitter analysis tools The multi-measurement scenario cannot do. Jitter can be broken architecture provides flexibility when down into random and deterministic configuring measurements and allows components and visualization tools for eye, jitter and DDR measurements to such as jitter tracks and histograms be calculated on Read and Write bursts provide valuable insight. simultaneously. Flexible DDR Measurements Display Up to 10 Eye Diagrams DDR-specific measurement Gain a quick understanding of system parameters provide an easy way to performance by viewing up to 10 eye perform a quantitative analysis of diagrams simultaneously. Overlay eye system performance. Display up to 12 diagrams to visually inspect for skew, measurements for pre-compliance, timing and jitter issues. debug, and system bring-up.

COMPREHENSIVE DDR PHYSICAL LAYER ANALYSIS The DDR Debug Toolkit provides test, debug and analysis tools for the entire DDR design cycle, making it the ultimate DDR analysis solution. 1. Eye Diagrams Analysis Depending upon the measurement scenario eye diagrams are filtered to display all acquired Read or Write unit intervals (UI). Each scenario and the reference scenario can display two eye diagrams, allowing for a maximum of ten eye diagrams to be analyzed simultaneously. Eye diagrams from the same measurement scenarios can be overlaid to show critical timing information. 2. Eye Mask Testing Select a standard defined mask or choose a custom mask for specialized testing. Mask failures are highlighted to show the exact points where failures occur. 1 2 3. Jitter Track Analysis Display Time Interval Error (TIE) jitter track to view how jitter in the system is changing as a function of time. This analysis will clearly show if there are any time correlated jitter effects such as jitter modulation. 4. Jitter Histogram Analysis A histogram of the TIE data provides a quick way to clearly determine if jitter aggressors are causing non-gaussian distributions or long tails. 5. Bathtub Curve The bathtub curve is a standard plot used to understand the degree to which an eye diagram is closed due to jitter at a given bit error ratio (BER). 6. Eye Measurement Table Display up to 8 standard eye measurements simultaneously. Use parameters such as eye height and eye width to perform a quantitative assessment of how performance varies across all enabled scenarios. 6 7 8 7. Jitter Measurements Table Total jitter (Tj) can be separated into deterministic jitter (Dj) and random jitter (Rj) and can be further classified as Duty Cycle Distortion (DCD). Peak-Peak and RMS jitter are available as alternative jitter calculation methods. All jitter can be calculated in time or UI. Results are tabulated for all enabled measurement scenarios. 2

9 3 4 5 8. DDR Measurements Table Enable up to 12 DDR specific measurements at a time to provide a quick overview of system performance for all active scenarios. Configure each measurement to show advanced statistics (min, max, mean, count) and select the measurement source. 9. Completely Integrated Toolset DDR Debug Toolkit waveform displays and calculations are a completely integrated part of the oscilloscope analysis toolset. Any DDR Debug Toolkit function can be displayed with any other channel acquisition, math function, or measurement parameter on the oscilloscope grid. 3

POWERFUL DDR DEBUG CAPABILITIES The bursted nature of DDR signals makes it very different than most serial data communication standards. As a result, the traditional oscilloscope-based methods and algorithms for measuring jitter and analyzing system performance are not capable of measuring DDR signals. The DDR Debug Toolkit uses jitter algorithms which have been tailored for bursted DDR signals. Built-in DDR measurement parameters provide various JEDEC compliance measurements which are important for debugging and characterizing DDR systems. Read/Write Burst Separation with a Push of a Button Automatically separate Read and Write bursts with the DDR Debug Toolkit, eliminating the time consuming process of manual burst identification and simplifying the analysis of DDR system performance and validation. DDR Jitter Analysis Bursted DDR signals create undesirable complications and challenges for traditional serial data analysis and jitter tools preventing analysis of DQ, DQS and address signals. Jitter parameters including Tj, Rj, and Dj are calculated across all active DDR measurement scenarios. To gain a deeper understanding of the jitter distribution, traditional displays such as TIE histograms, TIE track, and bathtub curves are available. DDR-Specific Parameters With a toolbox of parameters specific to DDR it is simple to quickly configure insightful measurements for validation, characterization, and debug. Up to 12 configurable measurements can be displayed and analyzed simultaneously across all active measurement scenarios. For each measurement, advanced statistics such as min, max, mean, and number of measurement instances can be displayed. 4

EXTENSIVE EYE DIAGRAM TESTING An eye diagram is one of the easiest ways to gain a quick understanding of DDR system performance. The DDR Debug Toolkit leverages Teledyne LeCroy s industry leading serial data analysis algorithms and eye diagram rendering tools to provide a unique way to view DDR system performance. View Up to 10 Eye Diagrams Simultaneously The DDR Debug Toolkit can quickly create and display up to 10 eye diagrams simultaneously with a push of a button. Visual inspection and analysis of side-by-side eye diagrams can provide valuable skew and timing information. Choosing to have CK or DQS as the timing reference provides two different vantage points of system performance. A complete system view is obtained by assigning measurement scenarios to DQ-Read, DQ-Write, DQS-Read and DQS-Write. The reference scenario shows the DQ-Write eye while the system was using a different termination scheme. Eye Diagram Analysis Using the DDR Debug Toolkit any DQ, DQS or address signal can be tested against a standard or a custom defined mask. Enabling mask failure indicators will automatically identify any mask violations. Built-in measurements such as eye height, eye width and eye opening are critical to gaining a quantitative understanding of the system performance. With simultaneous eye measurements it is easy to compare performance across multiple testing scenarios. DDR3 Read and Write DQ eyes are displayed side by side. The DDR3 mask is created using the AC/DC levels and the tds/tdh limits from the JEDEC specification. 5

FLEXIBLE MEASUREMENT CONFIGURATION Multiple measurement scenarios allow the DDR Debug Toolkit to be tailored to meet specific analysis needs. Leveraging LaneScape Comparison Mode enables a customized layout of the analysis tools, with options to display one, two or all scenarios simultaneously for easy comparisons. Four Measurement Scenarios When configuring a measurement, each scenario can be independently assigned a signal providing extensive flexibility for analysis. For example, it is simple to setup a comparison of system performance between read and write burst operation across multiple DQ lanes. Simultaneous analysis of up to four measurement scenarios simplifies the measurement process and eliminates concerns about making unsynchronized measurements. Reference Scenario for Optimization Testing The Reference Scenario allows engineers to easily conduct performance tuning or optimization tests. The user is able to store any measurement scenario into a reference scenario, then make a change to their setup to observe a change in any performance characteristics. Measurements can be added or removed from the reference scenario at any time so there is no need to worry about having all analysis parameters defined at the beginning of testing. Analyze Isolated Regions of Bursts Using built-in configurable qualifiers, all of the analysis in the DDR Debug Toolkit can be gated to include or ignore the first n bits. This allows for a deep understanding of how the system is performing under specific conditions. For example, this type of analysis can be used to gain knowledge about how the system is functioning coming out of preamble or exclusively in the middle of burst operation. 6

SPECIFICATIONS Common Settings Protocols Speed Grades AC Threshold Vref DDR2, DDR3, DDR3L, DDR4, LPDDR2, LPDDR3 200, 266, 333, 400, 466, 533, 667, 800, 933, 1066, 1333, 1600, 1866, 2133, 2400, 2666, 3200, Custom AC300, AC250, AC220, AC200, AC175, AC160, AC150, AC135, AC125, AC120 Standard (VDD/2) or Custom Measurement Scenario Settings Number of Measurement Scenarios Analysis Type Second Eye Timing Reference Input Signals Sources 4 and 1 reference DQ-Read, DQ-Write, DQS-Read, DQS-Write, ADDR DQ, DQS, CK CK or DQS Analog Channel, EyeDrII, VirtualProbe, Math, Memory, Zoom Analysis Tools Eye Parameters Eye Mask Jitter Plots Jitter Parameters DDR Measurements DDR Measurement Type DDR Measurement Sources Analysis Qualifiers Lanescape Comparison Mode Eye Height, Eye Width, Eye Amplitude, Eye Crossing, Mask Hits, Mask Out, One Level, Zero Level Standard or Custom TIE Track, TIE Histogram, Cumulative Distribution Function (CDF), Q-FIT Tail Representation, Bathtub Tj, Rj, Dj, DCD, Pk-Pk, RMS Bursts, Transitions, VH(ac), VH(dc), VL(ac), VL(dc), tdh, tds, tih, tis, tdqsck, tdqsq, SlewRise, SlewFall, Vref Mean, Max, Min, Number DQ, DQS, CK, ADDR, DQ&DQS, DQS&CK Include only first "N" bits or ignore first "N" bits Single: One lane is displayed at a time Dual: Two lanes are selected for display Mosaic: All enabled lanes are displayed 7

ORDERING INFORMATION Product Description Product Code Product Description Product Code DDR Debug Toolkits WaveRunner 6 Zi Oscilloscopes WavePro 7 Zi Oscilloscopes WaveMaster 8 Zi Oscilloscopes LabMaster 9 Zi-A Oscilloscopes WaveRunner 10 Zi Oscilloscopes DDR2 DDR3 DDR4 WR6ZI-DDR2-TOOLKIT WPZI-DDR2-TOOLKIT WM8ZI-DDR2-TOOLKIT LM9ZI-DDR2-TOOLKIT LM10ZI-DDR2-TOOLKIT LPDDR2 WR6ZI-DDR3-TOOLKIT Debug Toolkit for WaveRunner 6 Zi Oscilloscopes LPDDR2 WPZI-DDR3-TOOLKIT Debug Toolkit for WavePro 7 Zi Oscilloscopes LPDDR2 WM8ZI-DDR3-TOOLKIT Debug Toolkit for WaveMaster 8 Zi Oscilloscopes LPDDR2 LM9ZI-DDR3-TOOLKIT Debug Toolkit for LabMaster 9 Zi-A Oscilloscopes LPDDR2 LM10ZI-DDR3-TOOLKIT Debug Toolkit for LabMaster 10 Zi Oscilloscopes DDR4, LPDDR2 Debug Toolkit for WaveMaster 8 Zi Oscilloscopes DDR4, LPDDR2 Debug Toolkit for LabMaster 9 Zi-A Oscilloscopes DDR4, LP- DDR2 Debug Toolkit for LabMaster 10 Zi Oscilloscopes WM8ZI-DDR4-TOOLKIT LM9ZI-DDR4-TOOLKIT LM10ZI-DDR4-TOOLKIT Recommended Probes WaveLink 6 GHz, 2.5 Vp-p Differential Probe System WaveLink 6 GHz, 5 Vp-p Differential Probe System WaveLink 6 GHz, 2.5 Vp-p Differential Probe System WaveLink 6 GHz, 5 Vp-p Differential Probe System WaveLink 8 GHz, 3.5 Vp-p Differential Probe System WaveLink 10 GHz, 3.5 Vp-p Differential Probe System WaveLink 13 GHz, 3.5 Vp-p Differential Probe System DDR Protocol DDR2 (All Speeds) LPDDR2 (All Speeds) DDR3 (1600 MT/s or less) DDR3 (1866 MT/s or more) DDR3L (All Speeds) LPDDR3 (1600 MT/s or less) DDR4 (All Speeds) Recommended Recommended Bandwidth Oscilloscope 4 GHz WaveRunner 640Zi 4 GHz WaveRunner 640Zi 6 GHz WavePro 760Zi-A 8 GHz WaveMaster 808Zi-A 8 GHz WaveMaster 808Zi-A 6 GHz WavePro 760Zi-A 13 GHz WaveMaster 813Zi-A D410-PS D420-PS D610-PS D620-PS D830-PS D1030-PS D1330-PS Recommended Probe D410-PS / D420-PS D410-PS / D420-PS D610-PS / D620-PS D830-PS D830-PS D610-PS / D620-PS D1330-PS DDR Debug Toolkit Upgrades WaveRunner 6 Zi Oscilloscopes WavePro 7 Zi Oscilloscopes WaveMaster 8 Zi Oscilloscopes LabMaster 9 Zi-A Oscilloscopes LabMaster 10 Zi Oscilloscopes DDR3 DDR4 DDR4, DDR3, DDR3L, LPDDR3, DDR2, and WaveMaster 8 Zi Oscilloscopes DDR4, DDR3, DDR3L, LPDDR3, DDR2, and LabMaster 9 Zi-A Oscilloscopes DDR4, DDR3, DDR3L, LPDDR3, DDR2, and LabMaster 10 Zi Oscilloscopes WR6ZI-UPG-DDR3-TOOLKIT WPZI-UPG-DDR3-TOOLKIT WM8ZI-UPG-DDR3-TOOLKIT LM9ZI-UPG-DDR3-TOOLKIT LM10ZI-UPG-DDR3-TOOLKIT WM8ZI-UPG-DDR4-TOOLKIT LM9ZI-UPG-DDR4-TOOLKIT LM10ZI-UPG-DDR4-TOOLKIT Need Compliance Testing? QualiPHY is designed to reduce the time, effort, and specialized knowledge needed to perform compliance testing on high-speed serial buses. Support for DDR2/3/4 and LPDDR2/3 Performs each measurement in accordance with the JEDEC standard Guides the user through each test setup Compares each measured value with the applicable specification limits Fully documents all results QualiPHY helps the user perform testing the right way every time! 1-800-5-LeCroy teledynelecroy.com Local sales offices are located throughout the world. Visit our website to find the most convenient location. 2014 Teledyne LeCroy, Inc. All rights reserved. Specifications, prices, availability, and delivery subject to change without notice. Product or brand names are trademarks or requested trademarks of their respective holders. ddr-debug-toolkit-ds-04mar15