L293, L293D QUADRUPLE HALF-H DRIVERS

Similar documents
SN54HC157, SN74HC157 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

SN54HC191, SN74HC191 4-BIT SYNCHRONOUS UP/DOWN BINARY COUNTERS

ORDERING INFORMATION. TOP-SIDE MARKING PDIP N Tube SN74LS07N SN74LS07N PACKAGE. SOIC D Tape and reel SN74LS07DR

SN28838 PAL-COLOR SUBCARRIER GENERATOR

SN54F157A, SN74F157A QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

SN54ALS191A, SN74ALS191A SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS

SDLS068A DECEMBER 1972 REVISED OCTOBER Copyright 2001, Texas Instruments Incorporated

SN54165, SN54LS165A, SN74165, SN74LS165A PARALLEL-LOAD 8-BIT SHIFT REGISTERS

LOW-VOLTAGE DUAL 1-OF-4 MULTIPLEXER/ DEMULTIPLEXER

ULN2801A, ULN2802A, ULN2803A, ULN2804A

TL783C, TL783Y HIGH-VOLTAGE ADJUSTABLE REGULATOR

CA723, CA723C. Voltage Regulators Adjustable from 2V to 37V at Output Currents Up to 150mA without External Pass Transistors. Features.

µa7800 SERIES POSITIVE-VOLTAGE REGULATORS

High-speed switching diodes. Type number Package Configuration Package NXP JEITA JEDEC

INTEGRATED CIRCUITS. 74F153 Dual 4-line to 1-line multiplexer. Product specification 1996 Jan 05 IC15 Data Handbook

DG2302. High-Speed, Low r ON, SPST Analog Switch. Vishay Siliconix. (1-Bit Bus Switch with Level-Shifter) RoHS* COMPLIANT DESCRIPTION FEATURES

L293B L293E PUSH-PULL FOUR CHANNEL DRIVERS. OUTPUT CURRENT 1A PER CHANNEL PEAK OUTPUT CURRENT 2A PER CHANNEL (non repetitive) INHIBIT FACILITY

V OUT. I o+ & I o- (typical) 2.3A & 3.3A. Package Type

TSL INTEGRATED OPTO SENSOR

4-bit binary full adder with fast carry CIN + (A1 + B1) + 2(A2 + B2) + 4(A3 + B3) + 8(A4 + B4) = = S1 + 2S2 + 4S3 + 8S4 + 16COUT

TSL250, TSL251, TLS252 LIGHT-TO-VOLTAGE OPTICAL SENSORS

INTEGRATED CIRCUITS. 74LVC08A Quad 2-input AND gate. Product specification IC24 Data Handbook Jun 30

High-Speed, Low r ON, SPST Analog Switch (1-Bit Bus Switch)

TS555. Low-power single CMOS timer. Description. Features. The TS555 is a single CMOS timer with very low consumption:

ULN2001, ULN2002 ULN2003, ULN2004

HEF4011B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Quad 2-input NAND gate

3-to-8 line decoder, demultiplexer with address latches

1-of-4 decoder/demultiplexer

SEMICONDUCTOR TECHNICAL DATA

PI5C

AUIPS71411G CURRENT SENSE HIGH SIDE SWITCH

74HC02; 74HCT General description. 2. Features and benefits. Ordering information. Quad 2-input NOR gate

3-input EXCLUSIVE-OR gate. The 74LVC1G386 provides a 3-input EXCLUSIVE-OR function.

L6234. Three phase motor driver. Features. Description

Triple single-pole double-throw analog switch

The 74LVC1G11 provides a single 3-input AND gate.

8-channel analog multiplexer/demultiplexer

10 ma LED driver in SOT457

Features. Symbol JEDEC TO-220AB

BAT54 series SOT23 Schottky barrier diodes Rev. 5 5 October 2012 Product data sheet 1. Product profile 1.1 General description

OLF500: High CMR, High-Speed Logic Gate Hermetic Surface Mount Optocoupler

Quad 2-input NAND Schmitt trigger

74HC154; 74HCT to-16 line decoder/demultiplexer

CD4027BMS. CMOS Dual J-K Master-Slave Flip-Flop. Pinout. Features. Functional Diagram. Applications. Description. December 1992

74HC238; 74HCT to-8 line decoder/demultiplexer

HEF4021B. 1. General description. 2. Features and benefits. 3. Ordering information. 8-bit static shift register

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

74HC377; 74HCT General description. 2. Features and benefits. 3. Ordering information

BD239, BD239A, BD239B, BD239C NPN SILICON POWER TRANSISTORS

Filter Design in Thirty Seconds

Last Time Buy. Deadline for receipt of LAST TIME BUY orders: April 30, 2011

40 V, 200 ma NPN switching transistor

CAN bus ESD protection diode

LM556 LM556 Dual Timer

8-bit binary counter with output register; 3-state

45 V, 100 ma NPN/PNP general-purpose transistor

.OPERATING SUPPLY VOLTAGE UP TO 46 V

Medium power Schottky barrier single diode

AAT4280 Slew Rate Controlled Load Switch

Y.LIN ELECTRONICS CO.,LTD.

74HC107; 74HCT107. Dual JK flip-flop with reset; negative-edge trigger

POWER-VOLTAGE MONITORING IC WITH WATCHDOG TIMER

Hex buffer with open-drain outputs

LB1836M. Specifications. Monolithic Digital IC Low-Saturation Bidirectional Motor Driver for Low-Voltage Drive. Absolute Maximum Ratings at Ta = 25 C

74HCU General description. 2. Features and benefits. 3. Ordering information. Hex unbuffered inverter

DATA SHEET. BST50; BST51; BST52 NPN Darlington transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2001 Feb 20.

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state

PMEG3005EB; PMEG3005EL

BAS16 series. 1. Product profile. High-speed switching diodes. 1.1 General description. 1.2 Features and benefits. 1.

65 V, 100 ma PNP/PNP general-purpose transistor

74HC175; 74HCT175. Quad D-type flip-flop with reset; positive-edge trigger

Understanding the Terms and Definitions of LDO Voltage Regulators

MC14008B. 4-Bit Full Adder

Low-power configurable multiple function gate

PESDxU1UT series. 1. Product profile. Ultra low capacitance ESD protection diode in SOT23 package. 1.1 General description. 1.

Schottky barrier quadruple diode

TIL311 HEXADECIMAL DISPLAY WITH LOGIC

L78MxxAB L78MxxAC. Precision 500 ma regulators. Features. Description

3.3-V CAN TRANSCEIVERS

74HC138; 74HCT to-8 line decoder/demultiplexer; inverting

. HIGH SPEED .LOW POWER DISSIPATION .COMPATIBLE WITH TTL OUTPUTS M54HCT27 M74HCT27 TRIPLE 3-INPUT NOR GATE. tpd = 9 ns (TYP.

74HC4067; 74HCT channel analog multiplexer/demultiplexer

N-channel enhancement mode TrenchMOS transistor

74HC573; 74HCT General description. 2. Features and benefits. Octal D-type transparent latch; 3-state

PMEG3015EH; PMEG3015EJ

PMEG2020EH; PMEG2020EJ

P6KE6.8A thru P6KE540A. TRANSZORB Transient Voltage Suppressors. Vishay General Semiconductor. FEATURES PRIMARY CHARACTERISTICS

HEF4013B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Dual D-type flip-flop

MADR TR. Single Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. V1. Functional Schematic. Features.

74HC4040; 74HCT stage binary ripple counter

TIC225 SERIES SILICON TRIACS

74HC2G02; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input NOR gate

Low forward voltage High breakdown voltage Guard-ring protected Hermetically sealed glass SMD package

MADR TR. Quad Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. 4. Functional Schematic. Features.

How To Make A Two Series Cell Battery Pack Supervisor Module

74HC165; 74HCT bit parallel-in/serial out shift register

5800 AND BiMOS II LATCHED DRIVERS UCN5800L UCN5800A

MADR TR. Quad Driver for GaAs FET or PIN Diode Switches and Attenuators. Functional Schematic. Features. Description. Pin Configuration 2

BZW50. Transil, transient voltage surge suppressor (TVS) Features. Description

Transcription:

Featuring Unitrode L and LD Products Now From Texas Instruments Wide Supply-Voltage Range: 4.5 V to 6 V Separate Input-Logic Supply Internal ESD Protection Thermal Shutdown High-Noise-Immunity Inputs Functional Replacements for SGS L and SGS LD Output Current A Per Channel (6 ma for LD) Peak Output Current A Per Channel (. A for LD) Output Clamp Diodes for Inductive Transient Suppression (LD) description The L and LD are quadruple high-current half-h drivers. The L is designed to provide bidirectional drive currents of up to A at voltages from 4.5 V to 6 V. The LD is designed to provide bidirectional drive currents of up to 6-mA at voltages from 4.5 V to 6 V. Both devices are designed to drive inductive loads such as relays, solenoids, dc and bipolar stepping motors, as well as other high-current/high-voltage loads in positive-supply applications. SLRS8B SEPTEMBER 86 REVISED JUNE,EN A Y HEAT SINK AND GROUND Y A V CC HEAT SINK AND GROUND,EN A Y Y A V CC N, NE PACKAGE (TOP VIEW) V CC 4A 4Y HEAT SINK AND GROUND All inputs are TTL compatible. Each output is a complete totem-pole drive circuit, with a Darlington transistor sink and a pseudo-darlington source. Drivers are enabled in pairs, with drivers and enabled by,en and drivers and 4 enabled by,4en. When an enable input is high, the associated drivers are enabled and their outputs are active and in phase with their inputs. When the enable input is low, those drivers are disabled and their outputs are off and in the high-impedance state. With the proper data inputs, each pair of drivers forms a full-h (or bridge) reversible drive suitable for solenoid or motor applications. On the L, external high-speed output clamp diodes should be used for inductive transient suppression. A V CC terminal, separate from V CC, is provided for the logic inputs to minimize device power dissipation. The Land LD are characterized for operation from C to C. 4 5 6 8 4 5 6 8 4 6 5 4 DWP PACKAGE (TOP VIEW) 8 6 5 4 8 6 5 Y A,4EN V CC 4A 4Y Y A,4EN HEAT SINK AND GROUND Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright, Texas Instruments Incorporated POST OFFICE BOX 655 DALLAS, TEXAS 565

SLRS8B SEPTEMBER 86 REVISED JUNE block diagram VCC 6 4 5 4 M 4 M 5 6 8 M VC NOTE: Output diodes are internal in LD. TEXAS INSTRUMENTS AVAILABLE OPTIONS PACKAGE TA C to C PLASTIC DIP (NE) LNE LDNE TA C to C AVAILABLE OPTIONS PACKAGED DEVICES SMALL OUTLINE (DWP) LDWP LDDWP PLASTIC DIP (N) LN LDN The DWP package is available taped and reeled. Add the suffix TR to device type (e.g., LDWPTR). POST OFFICE BOX 655 DALLAS, TEXAS 565

FUTION TABLE (each driver) INPUTS OUTPUT A EN Y H H H L H L X L Z H = high level, L = low level, X = irrelevant, Z = high impedance (off) In the thermal shutdown mode, the output is in the high-impedance state, regardless of the input levels. SLRS8B SEPTEMBER 86 REVISED JUNE logic diagram A,EN A A,4EN 4A 5 ÁÁ Á Á Á Á ÁÁ 6 4 Y Y Y 4Y schematics of inputs and outputs (L) EQUIVALENT OF EACH INPUT TYPICAL OF ALL OUTPUTS VCC VCC Current Source Input Output POST OFFICE BOX 655 DALLAS, TEXAS 565

SLRS8B SEPTEMBER 86 REVISED JUNE schematics of inputs and outputs (LD) EQUIVALENT OF EACH INPUT TYPICAL OF ALL OUTPUTS VCC VCC Current Source Input Output absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage, V CC (see Note )........................................................... 6 V Output supply voltage, V CC................................................................ 6 V Input voltage, V I............................................................................ V Output voltage range, V O...................................................... V to V CC + V Peak output current, I O (nonrepetitive, t 5 ms): L.......................................... ± A Peak output current, I O (nonrepetitive, t µs): LD.................................... ±. A Continuous output current, I O : L......................................................... ± A Continuous output current, I O : LD.................................................... ±6 ma Continuous total dissipation at (or below) 5 C free-air temperature (see Notes and )....... 5 mw Continuous total dissipation at 8 C case temperature (see Note )......................... 5 mw Maximum junction temperature, T J......................................................... 5 C Lead temperature,6 mm (/6 inch) from case for seconds............................... 6 C Storage temperature range, T stg................................................... 65 C to 5 C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES:. All voltage values are with respect to the network ground terminal.. For operation above 5 C free-air temperature, derate linearly at the rate of 6.6 mw/ C.. For operation above 5 C case temperature, derate linearly at the rate of.4 mw/ C. Due to variations in individual device electrical characteristics and thermal resistance, the built-in thermal overload protection may be activated at power levels slightly above or below the rated dissipation. 4 POST OFFICE BOX 655 DALLAS, TEXAS 565

SLRS8B SEPTEMBER 86 REVISED JUNE recommended operating conditions VIH Supply voltage High-level input voltage MIN MAX UNIT VCC 4.5 VCC VCC 6 V VCC V. VCC V VCC V. V VIL Low-level output voltage..5 V TA Operating free-air temperature C The algebraic convention, in which the least positive (most negative) designated minimum, is used in this data sheet for logic voltage levels. electrical characteristics, V CC = 5 V, V CC = 4 V, T A = 5 C PARAMETER TEST CONDITIONS MIN TYP MAX UNIT VOH High-level output voltage L: IOH = A LD: IOH =.6 A VCC.8 VCC.4 V VOL Low-level output voltage L: IOL = A LD: IOL =.6 A..8 V VOKH High-level output clamp voltage LD: IOK =.6 A VCC +. V VOKL Low-level output clamp voltage LD: IOK =.6 A. V IIH High-level input current A EN VI =V.. µa IIL Low-level input current A VI = EN µa All outputs at high level ICC Logic supply current IO = All outputs at low level 5 6 ma All outputs at high impedance 8 4 All outputs at high level 4 4 ICC Output supply current IO = All outputs at low level 6 ma All outputs at high impedance 4 switching characteristics, V CC = 5 V, V CC = 4 V, T A = 5 C PARAMETER TEST CONDITIONS LNE, LDNE MIN TYP MAX UNIT tplh Propagation delay time, low-to-high-level output from A input 8 ns tphl Propagation delay time, high-to-low-level output from A input 4 ns CL = pf, See Figure ttlh Transition time, low-to-high-level output ns tthl Transition time, high-to-low-level output ns switching characteristics, V CC = 5 V, V CC = 4 V, T A = 5 C PARAMETER TEST CONDITIONS LDWP, LN LDDWP, LDN UNIT MIN TYP MAX tplh Propagation delay time, low-to-high-level output from A input 5 ns tphl Propagation delay time, high-to-low-level output from A input ns CL = pf, See Figure ttlh Transition time, low-to-high-level output ns tthl Transition time, high-to-low-level output 5 ns POST OFFICE BOX 655 DALLAS, TEXAS 565 5

SLRS8B SEPTEMBER 86 REVISED JUNE PARAMETER MEASUREMENT INFORMATION tf tr % % V Input 5 V 4 V Input 5% 5% Pulse Generator (see Note B) V VCC VCC A Y EN Output CL = pf (see Note A) Output % % tw tphl tplh % % VOH 5% 5% % % VOL tthl ttlh TEST CIRCUIT VOLTAGE WAVEFORMS NOTES: A. CL includes probe and jig capacitance. B. The pulse generator has the following characteristics: tr ns, tf ns, tw = µs, PRR = 5 khz, ZO = 5 Ω. Figure. Test Circuit and Voltage Waveforms 6 POST OFFICE BOX 655 DALLAS, TEXAS 565

APPLICATION INFORMATION SLRS8B SEPTEMBER 86 REVISED JUNE 5 V 4 V kω VCC 6 VCC,EN Control A A Y Motor A Y 6,4EN Control B A Y 4A 5 4Y 4 Thermal Shutdown 4, 5,, Figure. Two-Phase Motor Driver (L) POST OFFICE BOX 655 DALLAS, TEXAS 565

SLRS8B SEPTEMBER 86 REVISED JUNE APPLICATION INFORMATION 5 V 4 V kω VCC VCC 6,EN Control A A Y Motor A Y 6,4EN Control B A Y 4A 5 4Y 4 Thermal Shutdown 4, 5,, Figure. Two-Phase Motor Driver (LD) 8 POST OFFICE BOX 655 DALLAS, TEXAS 565

SLRS8B SEPTEMBER 86 REVISED JUNE APPLICATION INFORMATION VCC SES5 M SES5 M 8 A 4A 5 4 / L 4, 5,, 6 VCC EN EN A M 4A M H H Fast motor stop H Run H L Run L Fast motor stop L X Free-running motor stop L = low, H = high, X = don t care X Free-running motor stop Figure 4. DC Motor Controls (connections to ground and to supply voltage) VCC SES5 M SES5 A A 6 6 8 VCC / L 4, 5,, EN Figure 5. Bidirectional DC Motor Control EN A A FUTION H L H Turn right H H L Turn left H L L Fast motor stop H H H Fast motor stop L X X Fast motor stop L = low, H = high, X = don t care POST OFFICE BOX 655 DALLAS, TEXAS 565

SLRS8B SEPTEMBER 86 REVISED JUNE IL/IL = ma APPLICATION INFORMATION C. µf L 6 5 VCC D5 D + + D8 D4 4 4 VCC L IL 5 L IL 6 D6 D 8 + + D D D D8 = SES5 Figure 6. Bipolar Stepping-Motor Control mounting instructions The Rthj-amp of the L can be reduced by soldering the pins to a suitable copper area of the printed circuit board or to an external heatsink. Figure shows the maximum package power P TOT and the θ JA as a function of the side of two equal square copper areas having a thickness of 5 µm (see Figure ). In addition, an external heat sink can be used (see Figure 8). During soldering, the pin temperature must not exceed 6 C, and the soldering time must not be longer than seconds. The external heatsink or printed circuit copper area must be connected to electrical ground. POST OFFICE BOX 655 DALLAS, TEXAS 565

APPLICATION INFORMATION SLRS8B SEPTEMBER 86 REVISED JUNE Copper Area 5-µm Thickness Printed Circuit Board Figure. Example of Printed Circuit Board Copper Area (used as heat sink). mm. mm 8. mm Figure 8. External Heat Sink Mounting Example (θ JA = 5 C/W) POST OFFICE BOX 655 DALLAS, TEXAS 565

SLRS8B SEPTEMBER 86 REVISED JUNE APPLICATION INFORMATION 4 MAXIMUM POWER AND JUTION vs THERMAL RESISTAE 8 5 MAXIMUM POWER DISSIPATION vs AMBIENT TEMPERATURE TOT Power Dissipation W P θja PTOT (TA = C) 4 6 4 5 θja Thermal Resistance C/W P TOT Power Dissipation W With Infinite Heat Sink 4 Heat Sink With θja = 5 C/W Free Air 5 5 5 Side mm TA Ambient Temperature C Figure Figure POST OFFICE BOX 655 DALLAS, TEXAS 565

IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Mailing Address: Texas Instruments Post Office Box 655 Dallas, Texas 565 Copyright, Texas Instruments Incorporated

This datasheet has been download from: www.datasheetcatalog.com Datasheets for electronics components.