DM7474 Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs

Similar documents
DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs

DM74LS00 Quad 2-Input NAND Gate

DM74LS169A Synchronous 4-Bit Up/Down Binary Counter

DM74LS05 Hex Inverters with Open-Collector Outputs

DM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock

DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control

74F74 Dual D-Type Positive Edge-Triggered Flip-Flop

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset

CD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop

DM74LS151 1-of-8 Line Data Selector/Multiplexer


CD4013BC Dual D-Type Flip-Flop

DM74LS153 Dual 1-of-4 Line Data Selectors/Multiplexers

MM74HC273 Octal D-Type Flip-Flops with Clear

DM74LS157 DM74LS158 Quad 2-Line to 1-Line Data Selectors/Multiplexers

74LS193 Synchronous 4-Bit Binary Counter with Dual Clock

MM74HC174 Hex D-Type Flip-Flops with Clear

DM74LS47 BCD to 7-Segment Decoder/Driver with Open-Collector Outputs

CD4013BC Dual D-Type Flip-Flop

CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

CD4043BC CD4044BC Quad 3-STATE NOR R/S Latches Quad 3-STATE NAND R/S Latches

74F675A 16-Bit Serial-In, Serial/Parallel-Out Shift Register

DM74121 One-Shot with Clear and Complementary Outputs

MM74C74 Dual D-Type Flip-Flop

DM74LS373/DM74LS374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate

DM Segment Decoder/Driver/Latch with Constant Current Source Outputs

5495A DM Bit Parallel Access Shift Registers

74AC139 74ACT139 Dual 1-of-4 Decoder/Demultiplexer

DM54161 DM74161 DM74163 Synchronous 4-Bit Counters

MM74HC14 Hex Inverting Schmitt Trigger

MM74HC4538 Dual Retriggerable Monostable Multivibrator

DM74157 Quad 2-Line to 1-Line Data Selectors/Multiplexers

74AC191 Up/Down Counter with Preset and Ripple Clock

74VHC574 Octal D-Type Flip-Flop with 3-STATE Outputs

54191 DM54191 DM74191 Synchronous Up Down 4-Bit Binary Counter with Mode Control

54LS193 DM54LS193 DM74LS193 Synchronous 4-Bit Up Down Binary Counters with Dual Clock

74AC138 74ACT138 1-of-8 Decoder/Demultiplexer

54157 DM54157 DM74157 Quad 2-Line to 1-Line Data Selectors Multiplexers

5485 DM5485 DM Bit Magnitude Comparators

54LS169 DM54LS169A DM74LS169A Synchronous 4-Bit Up Down Binary Counter

DM54LS260 DM74LS260 Dual 5-Input NOR Gate

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

CD4040BC, 12-Stage Ripple Carry Binary Counters CD4060BC, 14-Stage Ripple Carry Binary Counters

CD4027BM CD4027BC Dual J-K Master Slave Flip-Flop with Set and Reset

Quad 2-Line to 1-Line Data Selectors Multiplexers

74VHC112 Dual J-K Flip-Flops with Preset and Clear

DM74184 DM74185A BCD-to-Binary and Binary-to-BCD Converters

INTEGRATED CIRCUITS. 74LVC08A Quad 2-input AND gate. Product specification IC24 Data Handbook Jun 30

54LS174,54LS175,DM54LS174,DM54LS175, DM74LS174,DM74LS175

INTEGRATED CIRCUITS. 74F74 Dual D-type flip-flop. Product specification Supercedes data of 1990 Oct 23 IC15 Data Handbook.

CD4093BM CD4093BC Quad 2-Input NAND Schmitt Trigger

CD4008BM CD4008BC 4-Bit Full Adder

1 TO 4 CLOCK BUFFER ICS551. Description. Features. Block Diagram DATASHEET

Obsolete Product(s) - Obsolete Product(s)

Description. Table 1. Device summary. Order code Temperature range Package Packaging Marking

HEF4021B. 1. General description. 2. Features and benefits. 3. Ordering information. 8-bit static shift register

MC14175B/D. Quad Type D Flip-Flop

74HC377; 74HCT General description. 2. Features and benefits. 3. Ordering information

Features. Instruction. Decoder Control Logic, And Clock Generators. Address Compare amd Write Enable. Protect Register V PP.

MC14001B Series. B Suffix Series CMOS Gates MC14001B, MC14011B, MC14023B, MC14025B, MC14071B, MC14073B, MC14081B, MC14082B

Features. Applications

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION

74HC175; 74HCT175. Quad D-type flip-flop with reset; positive-edge trigger

HCC/HCF4027B DUAL-J-K MASTER-SLAVE FLIP-FLOP

CD4511BM CD4511BC BCD-to-7 Segment Latch Decoder Driver

HEF4013B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Dual D-type flip-flop

HCC/HCF4032B HCC/HCF4038B

MC14008B. 4-Bit Full Adder

Low-power D-type flip-flop; positive-edge trigger; 3-state

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state

HCF4001B QUAD 2-INPUT NOR GATE

74HC107; 74HCT107. Dual JK flip-flop with reset; negative-edge trigger

8-bit binary counter with output register; 3-state

LM381 LM381A Low Noise Dual Preamplifier

HCF4010B HEX BUFFER/CONVERTER (NON INVERTING)

74AUP1G General description. 2. Features and benefits. Low-power D-type flip-flop with set and reset; positive-edge trigger

DATA SHEET. HEF40374B MSI Octal D-type flip-flop with 3-state outputs. For a complete data sheet, please also download: INTEGRATED CIRCUITS

How to Read a Datasheet

74F168*, 74F169 4-bit up/down binary synchronous counter

TS555. Low-power single CMOS timer. Description. Features. The TS555 is a single CMOS timer with very low consumption:

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION PLASTIC N SUFFIX CASE 648 SOIC D SUFFIX CASE 751B

74HC165; 74HCT bit parallel-in/serial out shift register

ICS514 LOCO PLL CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

74LVX132 Low Voltage Quad 2-Input NAND Schmitt Trigger

74HC4040; 74HCT stage binary ripple counter

MM54C150 MM74C Line to 1-Line Multiplexer

8-bit synchronous binary down counter

LM566C Voltage Controlled Oscillator

HIGH SPEED-10 MBit/s LOGIC GATE OPTOCOUPLERS

74HC74; 74HCT General description. 2. Features and benefits. 3. Ordering information

TRIPLE D FLIP-FLOP FEATURES DESCRIPTION PIN NAMES BLOCK DIAGRAM

HEF4011B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Quad 2-input NAND gate

14-stage ripple-carry binary counter/divider and oscillator

ICS SPREAD SPECTRUM CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET

INTEGRATED CIRCUITS. 74F153 Dual 4-line to 1-line multiplexer. Product specification 1996 Jan 05 IC15 Data Handbook

74F257A Quad 2-line to 1-line selector/multiplexer, non-inverting (3-State)

ICS379. Quad PLL with VCXO Quick Turn Clock. Description. Features. Block Diagram

Transcription:

DM7474 Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs General Description This device contains two independent positive-edge-triggered D-type flip-flops with complementary outputs. The information on the D input is accepted by the flip-flops on the positive going edge of the clock pulse. The triggering occurs at a voltage level and is not directly related to the Ordering Code: September 1986 Revised July 2001 transition time of the rising edge of the clock. The data on the D input may be changed while the clock is LOW or HIGH without affecting the outputs as long as the data setup and hold times are not violated. A LOW logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs. Order Number Package Number Package Description DM7474M M14A 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow DM7474N N14A 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Devices also available in Tape and Reel. Specify by appending the suffix letter X to the ordering code. Connection Diagram Function Table Inputs Outputs PR CLR CLK D Q Q L H X X H L H L X X L H L L X X H (Note 1) H (Note 1) H H H H L H H L L H H H L X Q 0 Q 0 H = HIGH Logic Level X = Either LOW or HIGH Logic Level L = LOW Logic Level = Positive-going transition of the clock. Q 0 = The output logic level of Q before the indicated input conditions were established. Note 1: This configuration is nonstable; that is, it will not persist when either the preset and/or clear inputs return to their inactive (HIGH) level. DM7474 Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs 2001 Fairchild Semiconductor Corporation DS006526 www.fairchildsemi.com

DM7474 Absolute Maximum Ratings(Note 2) Supply Voltage 7V Input Voltage 5.5V Operating Free Air Temperature Range 0 C to +70 C Storage Temperature Range 65 C to +150 C Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The Recommended Operating Conditions table will define the conditions for actual device operation. Recommended Operating Conditions Symbol Parameter Min Nom Max Units V CC Supply Voltage 4.75 5 5.25 V V IH HIGH Level Input Voltage 2 V V IL LOW Level Input Voltage 0.8 V I OH HIGH Level Output Current 0.4 ma I OL LOW Level Output Current 16 ma f CLK Clock Frequency (Note 4) 0 15 MHz t W Pulse Width Clock HIGH 30 (Note 4) Clock LOW 37 Clear LOW 30 ns Preset LOW 30 t SU Input Setup Time (Note 3)(Note 4) 20 ns t H Input Hold Time (Note 3)(Note 4) 5 ns T A Free Air Operating Temperature 0 70 C Note 3: The symbol ( ) indicates the rising edge of the clock pulse is used for reference. Note 4: T A = 25 C and V CC = 5V. Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted) Typ Symbol Parameter Conditions Min (Note 5) Max Units V I Input Clamp Voltage V CC = Min, I I = 12 ma 1.5 V V OH HIGH Level V CC = Min, I OH = Max Output Voltage V IL = Max, V IH = Min 2.4 3.4 V V OL LOW Level V CC = Min, I OL = Max Output Voltage V IH = Min, V IL = Max 0.2 0.4 V I I Input Current @ Max Input Voltage V CC = Max, V I = 5.5V 1 ma I IH HIGH Level V CC = Max D 40 Input Current V I = 2.4V Clock 80 Clear 120 µa Preset 40 I IL LOW Level V CC = Max D 1.6 Input Current V I = 0.4V Clock 3.2 (Note 8) Clear 3.2 ma Preset 1.6 I OS Short Circuit Output Current V CC = Max (Note 6) 18 55 ma I CC Supply Current V CC = Max (Note 7) 17 30 ma Note 5: All typicals are at V CC = 5V, T A = 25 C. Note 6: Not more than one output should be shorted at a time. Note 7: With all outputs open, I CC is measured with the Q and Q outputs HIGH in turn. At the time of measurement the clock is grounded. Note 8: Clear is tested with preset HIGH and preset is tested with clear HIGH. www.fairchildsemi.com 2

Switching Characteristics at V CC = 5V and T A = 25 C From (Input) R L = 400Ω, C L = 15 pf Symbol Parameter Units To (Output) Min Max f MAX Maximum Clock Frequency 15 MHz t PHL Propagation Delay Time Preset to Q HIGH-to-LOW Level Output 40 ns t PLH Propagation Delay Time Preset to Q LOW-to-HIGH Level Output 25 ns t PHL Propagation Delay Time Clear to Q HIGH-to-LOW Level Output 40 ns t PLH Propagation Delay Time Clear to Q LOW-to-HIGH Level Output 25 ns t PHL Propagation Delay Time Clock to Q or Q HIGH-to-LOW Level Output 40 ns t PLH Propagation Delay Time Clock to Q or Q LOW-to-HIGH Level Output 25 ns DM7474 3 www.fairchildsemi.com

DM7474 Physical Dimensions inches (millimeters) unless otherwise noted 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M14A www.fairchildsemi.com 4

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. LIFE SUPPORT POLICY FAIRCHILD S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com DM7474 Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs 5 www.fairchildsemi.com

This datasheet has been download from: www.datasheetcatalog.com Datasheets for electronics components.