Optimization of Photosensitive Polyimide Process for Cost Effective Packaging



Similar documents
The Optimization and Characterization of Ultra-Thick Photoresist Films

Process Improvements for Ultra-Thick Photoresist Using a Broadband Stepper

Characterization of an Ultra-Thick Positive Photoresist for Electroplating Applications

Sensitivity to both h- and i-line makes AZ 9200 photoresist capable for both broadband and i-line steppers.

CYCLOTENE Advanced Electronics Resins (Photo BCB) Processing Procedures for 20µm Photo-BCB Layers Using XUS35078 type 3

Rapid Prototyping and Development of Microfluidic and BioMEMS Devices

Photolithography. Class: Figure Various ways in which dust particles can interfere with photomask patterns.

Conductivity of silicon can be changed several orders of magnitude by introducing impurity atoms in silicon crystal lattice.

MICROPOSIT LOL 1000 AND 2000 LIFTOFF LAYERS For Microlithography Applications

Dual Side Lithography Measurement, Precision and Accuracy

Processing Procedures for CYCLOTENE 4000 Series Photo BCB Resins DS2100 Puddle Develop Process

Silicon-On-Glass MEMS. Design. Handbook

Introduction to VLSI Fabrication Technologies. Emanuele Baravelli

Sheet Resistance = R (L/W) = R N L

1.Introduction. Introduction. Most of slides come from Semiconductor Manufacturing Technology by Michael Quirk and Julian Serda.

Photolithography (source: Wikipedia)

Development of High-Speed High-Precision Cooling Plate

Electroplating with Photoresist Masks

Using the Normalized Image Log-Slope, part 3

Damage-free, All-dry Via Etch Resist and Residue Removal Processes

Good Boards = Results

... complement Information for Processing

Demonstration of sub-4 nm nanoimprint lithography using a template fabricated by helium ion beam lithography

Introduction to ASML PAS 5500 Wafer Alignment and Exposure Dr. Lynn Fuller Stephanie Bolster

Improved Contact Formation for Large Area Solar Cells Using the Alternative Seed Layer (ASL) Process

Injection moulding and modelling on a micro scale

Miniaturizing Flexible Circuits for use in Medical Electronics. Nate Kreutter 3M

Concepts and principles of optical lithography

Advancements in High Frequency, High Resolution Acoustic Micro Imaging for Thin Silicon Applications

Advanced VLSI Design CMOS Processing Technology

Total Hot Spot Management from Design Rule Definition to Silicon Fabrication

Rapid Cure of Polyimide Coatings for Packaging Applications using Variable Frequency Microwave Irradiation

AMD AXDA3000DKV4D Athlon TM XP Microprocessor Structural Analysis

Lithography Part I September, 5 th 2013

Investigation of Components Attachment onto Low Temperature Flex Circuit

High power picosecond lasers enable higher efficiency solar cells.

Lecture 030 DSM CMOS Technology (3/24/10) Page 030-1

RELAX: Resolution Enhancement by Laser-spectrum Adjusted Exposure

TAIYO PSR-4000 AUS703

Chapter 6. Photolithography 2005/10/18 1

ELEC 3908, Physical Electronics, Lecture 15. BJT Structure and Fabrication

Resists, Developers and Removers

Flip Chip Package Qualification of RF-IC Packages

ENIG with Ductile Electroless Nickel for Flex Circuit Applications

AN900 APPLICATION NOTE

Nikon Mini Steppers. For MEMS, LEDs, and More. Nikon Mini Steppers

Etching Etch Definitions Isotropic Etching: same in all direction Anisotropic Etching: direction sensitive Selectivity: etch rate difference between

Hello and Welcome to this presentation on LED Basics. In this presentation we will look at a few topics in semiconductor lighting such as light

SpeedLight 2D. for efficient production of printed circuit boards

T H A N K S F O R A T T E N D I N G OUR. FLEX-RIGID PCBs. Presented by: Nechan Naicker

Winbond W971GG6JB-25 1 Gbit DDR2 SDRAM 65 nm CMOS DRAM Process

PTFE Slide Bearings 04/10 149

Materials for Organic Electronic. Jeremy Burroughes FRS FREng

Flex Circuit Design and Manufacture.

LOR and PMGI Resists. Figure 1: SFG2 w/tok Resist 80 nm line. Figure 2: PMGI w/spr um line. Figure 3: LOR 30B w/spr

Fabrication and Manufacturing (Basics) Batch processes

EUV lithography NXE platform performance overview

DualBeam Solutions for Electrical Nanoprobing

Coating Thickness and Composition Analysis by Micro-EDXRF

1. INTRODUCTION ABSTRACT

Nanotribology of Hard Thin Film Coatings: A Case Study Using the G200 Nanoindenter

Winbond W2E512/W27E257 EEPROM

Chapter 7-1. Definition of ALD

Corning HPFS 7979, 7980, 8655 Fused Silica. Optical Materials Product Information Specialty Materials Division

Sandia Agile MEMS Prototyping, Layout Tools, Education and Services Program

How to Build a Printed Circuit Board. Advanced Circuits Inc 2004

Q&A. Contract Manufacturing Q&A. Q&A for those involved in Contract Manufacturing using Nelco Electronic Materials

A Plasma Doping Process for 3D FinFET Source/ Drain Extensions

DM6030 Series HIGH THERMAL CONDUCTIVITY EPOXY ADHESIVE PASTES DM6030Hk / DM6030Hk-PT / DM6030SF

Use of Carbon Nanoparticles for the Flexible Circuits Industry

A Study of Haze Generation as Thin Film Materials

MEMS Processes from CMP

OLED display. Ying Cao

h e l p s y o u C O N T R O L

Desmear and Plating Through Hole Considerations and Experiences for Green PCB Production

Laboratory #3 Guide: Optical and Electrical Properties of Transparent Conductors -- September 23, 2014

MCC. NANO PMMA and Copolymer

Photomask SBU: 65nm Dry Etch has Arrived! Michael D. Archuletta Dr. Chris Constantine Dr. Dave Johnson

Thin Is In, But Not Too Thin!

Biaxial tripod MEMS mirror and omnidirectional lens for a low cost wide angle laser range sensor

Dry Film Photoresist & Material Solutions for 3D/TSV

DirectFET TM - A Proprietary New Source Mounted Power Package for Board Mounted Power

Implementation Of High-k/Metal Gates In High-Volume Manufacturing

3D TOPOGRAPHY & IMAGE OVERLAY OF PRINTED CIRCUIT BOARD ASSEMBLY

Surface Profilometry as a tool to Measure Thin Film Stress, A Practical Approach. Gianni Franceschinis, RIT MicroE Graduate Student

Effect of Dissolved CO 2 in De-ionized Water in Reducing Wafer Damage During Megasonic Cleaning in MegPie. Arizona 85721, USA. Arizona 85721, USA

Bending, Forming and Flexing Printed Circuits

Faszination Licht. Entwicklungstrends im LED Packaging. Dr. Rafael Jordan Business Development Team. Dr. Rafael Jordan, Business Development Team

Using the Normalized Image Log-Slope

Chapter 6 Metal Films and Filters

Wire Bonding A Closer Look

Molded. By July. A chip scale. and Omega. Guidelines. layer on the silicon chip. of mold. aluminum or. Bottom view. Rev. 1.

J H Liao 1, Jianshe Tang 2,b, Ching Hwa Weng 2, Wei Lu 2, Han Wen Chen 2, John TC Lee 2

Nanometer-scale imaging and metrology, nano-fabrication with the Orion Helium Ion Microscope

Major LED manufacturing trends and challenges to support the general lighting application

Scanning Acoustic Microscopy Training

Evaluating Surface Roughness of Si Following Selected Lapping and Polishing Processes

PCB Assembly Guidelines for Intersil Wafer Level Chip Scale Package Devices

FLEXIBLE CIRCUITS MANUFACTURING

Transcription:

Optimization of Photosensitive Polyimide Process for Cost Effective Packaging Peter Cheang, Lorna Christensen, Corinne Reynaga Ultratech Stepper, Inc. San Jose, CA 95134 Recent developments in the use of photosensitive polyimide (PSPI) and in the associated exposure equipment have expanded the applications of photosensitive polyimide in the semiconductor industry. The thermal and dielectric characteristics of photosensitive polyimide are compatible with the requirements of semiconductor devices. Various kinds of technologies and materials have been developed and utilized for interlevel insulation, buffer, and α-ray shielding layers of semiconductor devices. The stress buffer application has been accepted by the industry for many years and has achieved a very good reliability history since its introduction for plastic packages [1]. This application uses a thick film of polyimide as a buffer layer between the passivation layer of the device and the molding material of the plastic package. The thick film of polyimide absorbs the stress imposed by the molding resin for which thermal coefficients are larger than that of the silicon chips and lead-frames. Traditionally, the polyimide lithographic process involves a trilayer film consisting of an adhesion layer, a polyimide film, and photoresist. The advanced development of photosensitive polyimide has opened a new door for semiconductor manufacturers to realize significant cost savings. Using photosensitive polyimide can substantially reduce the total number of process steps used in the traditional polyimide process. John Rose [2] has reported that photosensitive polyimide offers reduced process times and superior results compared with nonphotosensitive polyimide. For some applications, the use of photosensitive polyimide consolidates the passivation and polyimide lithography steps into one process level. This translates into process simplification and manufacturing cost reduction. Consequently, there has been a rapid increase in the use of photosensitive polyimide in the semiconductor industry. Although the absolute critical dimension (CD) resolution for the polyimide level is relatively large, the thickness requirement and the negative tone characteristics of the film impose challenges to polyimide process development. For example, the resolution of small features such as fuse windows in DRAMs combined with thick photosensitive polyimide, results in a large height-to-linewidth aspect ratio that is comparable to many photoresist applications. Also, residual film formation, which is commonly found with negative tone resist, has to be minimized. Cheang, Christensen, and Reynaga 1

Warren Flack et al. [3] presented the characterization results of properties of two commercially available photosensitive polyimide films. This paper will present further characterization results for one of these materials at different thicknesses using basic photoresist characterization techniques. Process optimization results and lithographic performance of a commercial polyimide product was studied at three different thicknesses, 10, 15, and 20 microns. Cross sectional SEM analysis and Bossung plots were used to establish lithographic capabilities. These experimental results were used to study the effects of polyimide film thickness on lithographic performance. 1.0 INTRODUCTION 1.1 Plastic Package Reliability and Yield Issues Use of a plastic package offers lightweight, low cost packaging capability to semiconductor manufacturers. However, one of the major drawbacks of plastic package technology is the stress imposed by a molding resin for which thermal expansion coefficients differ from those of the silicon chips and lead-frame. These stresses in plastic packages without polyimides can lead to quality problems such as passivation cracking, metal deformation and fatigue, parametric shifts such as offset voltages, resistance of thin film transistors, and pitch-off voltages, hot electron degradation and mechanical failure. [4] Another important failure mode due to plastic molding resin is often found in DRAM applications. Fillers in the resin can cause point stresses on the surface of the chip that result in single-column-line failure [5]. This phenomenon is known as filler-induced stress and is illustrated in Figure 1. Both of these failures, which create reliability and yield problems, can be avoided by applying a thick film of polyimide as a buffer layer between the active devices and the plastic molding. A cutaway plastic package showing the exposed polyimide and the underlying device is shown in Figure 2. In addition, this thick polyimide layer can be used to eliminate the filler-induced stress by protecting the die from the coarse composition of the molding compound (see Figure 3). 1.2 Conventional Polyimide Application Conventional, or nonphotosensitive polyimide cannot be directly patterned and requires several process steps after the active device is created. Historically, polyimide was applied after wire bonding as part of the packaging process. The material was dispensed on a wire-bonded die and allowed to flow over the surface of the die and around the wire-bonds. However, this process has been moved to the wafer fabrication area to improve process control and accommodate lead-onchip (LOC) package designs. A thick film of polyimide is spun on the wafer using a dispense technique similar to the photoresist process. Next, a thin layer of photoresist is applied and Cheang, Christensen, and Reynaga 2

exposed by a photolithography tool. A standard resist develop process is used to define the pattern. This pattern is again transferred to the polyimide layer by wet etching through the windows opened during the photoresist lithography step. The wet etch is an isotropic process that causes critical dimension and sidewall control problems. This technical difficulty combined with the complexity of the process have limited the nonphotosensitive polyimide application. 1.3 Simplified Photosensitive Polyimide Process Use of photosensitive polyimides offer a cost savings alternative to the buffer coat polyimide application. Photosensitive polyimides can be processed similar to standard resists using photolithography techniques. A demonstration of this process simplification is as shown in Figure 4. An eight-step conventional polyimide process can be consolidated into a three-step process using photosensitive polyimide. In addition to providing process simplification, this three-step process offers the significant advantages of superior resolution and improved sidewall profiles [2]. Use of photosensitive polyimide can also eliminate one photolithography level in the manufacturing cycle. Figure 5 shows a patterned polyimide layer used as an etch mask for the passivation layer. In this example, two lithography levels and a total of six process steps are eliminated by the photosensitive polyimide approach. As a consequence, cycle time and chemical consumption are reduced. All of these advantages translate into cost savings, ease of use, higher throughput, and better quality. 1.4 Types of Photosensitive Polyimide Photosensitive polyimide, like photoresist, can be divided into two types, negative or positive acting. Application of positive photosensitive polyimide is limited because of the narrow film thickness range available. Negative photosensitive polyimides are available in a wide range of viscosities [6]. These negative photosensitive polyimides can be divided by their chemistry into two main categories. Details have been reported by W. Flack et al. [3]. 1.5 Photolithography Requirements of Photosensitive Polyimide Process In general, the photolithography requirements of a photosensitive polyimide stress buffer level are less demanding in both resolution and overlay budget than other lithographic levels. Resolving large bonding pads on the order of 100 µm square with overlay requirements as large as several microns is common. However, resolving small features such as 15 µm fuse windows in films greater than 30 µm thick for DRAM applications can be very challenging. This high aspect ratio of more than 2:1 is comparable to those found in more advanced photoresist applications. Large depth of focus (DOF) is required to accommodate large topography differences on the wafer as well as the thickness requirements of the polyimide film. As the wafer approaches the final stage of the fabrication process, topography difference across the wafer can be significant. This can cause the polyimide thickness to vary widely across the wafer, which adversely affects Cheang, Christensen, and Reynaga 3

critical dimension (CD) control. Furthermore, the bulk absorption effects and the thickness of the polyimide can reduce the effective dosage at the bottom of the polyimide film. In order to establish a robust buffer layer photosensitive polyimide process, process optimization must be carefully performed with the appropriate lithography tool and polyimide material. In this paper, the results of an optimized process on a commercially available photosensitive polyimide using a high throughput gh-line stepper will be presented. 2.0 EXPERIMENTAL METHOD A commercially available g-line photosensitive polyimide based on the Siemens chemistry was examined. Focus/exposure process windows, and sidewall profiles for three different thicknesses, 10 µm, 15 µm, and 20 µm were studied. An Ultratech Titan Wafer Stepper was the exposure tool of choice for this application. This stepper is based on the patented 1X Wynne-Dyson lens design using broadband g- and h-mercury lines including the wavelength continuum from 390 to 450 nm [7]. This is a very efficient optical design which consists of five optical elements and delivers very high intensity light at the wafer plane. It has a numerical aperture of 0.26 and a partial coherence of 0.6, which makes it wellsuited for thick photoresist or polyimide applications [8]. Six inch bare silicon wafers were used for the experiments. Wafer layout for the focus/exposure matrix is shown in Figure 6. This is an 11 x 11 matrix with field dimensions of 10 x 10 mm. Focus was varied from -8.75 to +6.25 µm with 1.5 µm increments. Exposure dosage was varied from 850 to 2350 mj/cm 2 with 150 mj/cm 2 increments for this PSPI material. The nominal dose was approximately 1600 mj/cm 2. Before the actual experiments, the exposure tool was tested for: (1) exposure dosage uniformity across the maximum exposure field, and (2) exposure dose repeatability. The results are shown in Figures 7 and 8 respectively. A spin curve for this PSPI material was generated and is shown in Figure 9. Spin speeds were then chosen to achieve the required thicknesses of 10 µm, 15 µm, and 20 µm. Polyimide was applied using a Solitec 5110C system. No HMDS vapor prime was used on the wafer because it is not an effective adhesion promoter for polyimides. The dispense procedure included a static dispense, a ten second spread cycle at 700 rpm, and a thirty second final spin. Different final spin speeds were chosen to achieve the three desired final thicknesses of 10, 15, and 20 µm. The coated wafers were softbaked using a Solitec hotplate bake unit. Different temperatures were selected depending on the desired thickness of the film. After softbake, the film was measured using a Sloan Dektak 3030 profilometer. Development was done using a Solitec spray develop system. The developer and rinse used were as recommended by the material vendor. The process conditions are shown in Table 1. Cheang, Christensen, and Reynaga 4

Thickness (µm) Spin Speed (rpm) Soft Bake (Temp/Time) Overlap Time (sec) Development Time (sec) 10 4000 60C o /3, 85 o C/3 10 15 15 2700 60C o /3, 90 o C/3 10 17 20 2200 60C o /3, 95 o C/3 10 25 Table 1: Process Conditions for Three PSPI Films with Different Thicknesses The polyimide critical dimension (CD) was measured using an Amray Model 1830 Scanning Electron Microscope (SEM). Cross-sectional analysis was done using a Hitachi 570 (SEM). SEM micrographs were taken at nine fields in the focus/exposure matrix (refer to Figure 6). 3.0 RESULTS AND DISCUSSION Bossung plots for six micron lines in three different thicknesses of PSPI are shown in Figure 10, 11, and 12 respectively. Lines showing the ±10 percent CD limits are shown on each figure. Isofocal point appeared to be about 10-15 percent into the film from the surface. All three charts show very good process latitude across the whole focus/exposure range. For 10 and 15 µm PSPI films, a 10 percent bias in the reticle design can be applied to achieve the nominal target of 6 µm equal line/space pairs at a nominal exposure dose of 1600 mj/cm 2. For 20 µm thick films, a higher exposure dose, larger than 2200 mj/cm 2, has to be applied to achieve the nominal CD target. Focus/exposure plots for +/-10 percent CD control are shown in Figures 13, 14, and 15 respectively for the three thicknesses. Processes can be designed around these plots to give the best combination of focus and exposure latitude. The process window is shown by the large rectangular box that fits inside the contours. For example, one can design a process that allows for 30 percent exposure dose variation with more than 8 µm focus latitude in the 10 µm thick PSPI film. SEMs of 6 µm line/space pairs under different process conditions are shown in Figures 16, 17, and 18. Figure 16 shows two 20 µm PSPI samples exposed at 1000 and 2200 mj/cm 2. The bottom SEM clearly shows that the PSPI film was underexposed and that the thickness was less than the sample exposed by the higher dose. Process development for the thicker film can be optimized by studying a higher exposure dosage range. Figure 17 shows 6 µm line/space at three different thicknesses. Figure 18 includes SEMs showing results through the focus and exposure ranges studied. SEMs in the horizontal direction show patterns from -7.25 µm focus bias to +4.75 µm (from left to right). SEMs in the vertical direction show patterns from 2200 mj/cm 2 to 1000 mj/ cm 2 (from top to bottom). Cheang, Christensen, and Reynaga 5

4.0 CONCLUSION There is a rapid increase in the use of photosensitive polyimide in the semiconductor industry. Because its thermal and dielectric characteristics are compatible with the requirements of semiconductor devices, PSPI has been utilized for interlevel insulation, buffer, and α-ray shielding layers. Of these different PSPI applications, the stress buffer application dominates. It offers the advantages of yield improvement by minimizing local stress, and cost savings by reducing the number of process steps. The improvement of sidewall angle of PSPI films offers yet further cost savings by consolidating the passivation and polyimide lithography steps into one process level. This paper has shown the process conditions and results for three different thicknesses of a commercial PSPI material. Bossung plots illustrated that a large focus and exposure latitude was achievable for all three thicknesses of PSPI films, 10, 15, and 20 µm. For example, a process can be designed for 15 µm thick PSPI with 10 microns depth of focus and 20 percent exposure latitude for 6 micron lines with ± 10 percent CD control limits. Although increases in both focus and exposure latitudes are realized with thinner films, the process latitude and focus latitude losses associated with thickness increases have been shown to be minimal. Therefore, with mask bias corrections, 20 µm thick PSPI films can be easily patterned. Future efforts in the 20 µm plus regime are planned. 5.0 ACKNOWLEDGEMENTS The authors would like to thank Pauline Strickland for her assistance in the experiments and Thomas Carter and Carol Darling for their SEM work. Special thanks go to Dr. Warren Flack for his very valuable suggestions. 6.0 REFERENCES 1. Franklin, C. et al., Polyimide Evaluations for Controlled Collapse Chip Connection and Passivation Stress Buffer Technologies, OCG Microlithography Seminar, Interface 94 Proceedings, (1994) pp. 91-104. 2. Rose, John D., A Practical Comparison of Photosensitive and Non-Photosensitive Polyimides Used as a Buffer Coat, OCG Microlithography Seminar, Interface 94 Proceedings, (1994) pp. 269-287. Cheang, Christensen, and Reynaga 6

3. Flack, Warren et al., An Investigation of the Properties of Photosensitive Polyimide Films, SPIE 1996. 4. Schuckert, C. et al., IEEE/SEMI Advanced Semiconductor Manufacturing Conference, (1990) pp.72. 5. Horie, Kazuyuki eds., Photosensitive Polyimide - Fundamentals and Applications, Technomic Publishing Co., Inc., 1995. 6. Perfecto, Eric D. et al., Factors That Influence Photosensitive Polyimide Lithography Performance, ICEMM Proceedings, (1993) pp. 40-45. 7. Hershel, R., Characterization of the Ultratech Wafer Stepper, Optical Lithography Proceedings, SPIE 334 (1982). 8. Flores, G. et al., Lithographic Performance in Thick Photoresist Applications, OCG Microlithography Seminar, Interface 94 Proceedings, (1994) pp. 41-59. Cheang, Christensen, and Reynaga 7

Internal stress by shrinkage of plastic resin Filler Passivation Strong local stress on the chip Chip Figure 1: Filler-induced stress. Buffer Coating Mold Resin T01 Figure 2: Cut-away plastic package showing the exposed polyimide, which is used as a stress buffer coating, and the underlying device. Cheang, Christensen, and Reynaga 8

Molding Compound of Package Stress Buffer Overcoat Passivation Metal Poly-Si T02 SiO 2 Substrate Source & Drain Poly-Si Gate Figure 3: Cross section of a CMOS device in a plastic package with photosensitive polyimide used as a stress buffer coating between passivation and molding compound. Conventional Polyimide Process Adhesion Promoter Coat & Bake Polyimide Coat & Soft Bake Photoresist Coat & Prebake Photoresist Exposure & Develop Polyimide Etch Photosensitive Polyimide Process Polyimide Coat & Bake Polyimide Exposure & Develop LEGEND Adhesion Promoter Removal Photoresist Removal Polyimide Resist Wafer T03 Polyimide Cure Polyimide Cure Figure 4: Process simplification opportunity using photosensitive polyimide as compared with conventional nonphotosensitive polyimide. Cheang, Christensen, and Reynaga 9

Passivation Layer over Bond Pad Photoresist Coat & Bake Expose & Develop Passivation Layer Etch Passivation Layer Conventional Polyimide Process Passivation Masking with Photosensitive Polyimide Passivation Layer over Bond Pad LEGEND Polyimide Passivation Resist Wafer Remove Photoresist Deposit Adhesion Promoter & Polyimide Photoresist Coat & Bake Expose & Develop Buffer Layer Etch Polyimide Deposit Polyimide Expose & Develop Polyimide Remove Adhesion Promoter & Photoresist Cure Polyimide Cure Polyimide Etch Passivation Layer Figure 5: Further process simplification using photosensitive polyimide as an etch mask for the passivation layer. Cheang, Christensen, and Reynaga 10

Individual Field 6 µm lines 2350 mj/cm 2 Exposure 850 mj/cm 2-8.75 µm Focus +6.25 µm Figure 6: Wafer map showing the focus exposure matrix. The exposure dosage was varied from 850mJ/cm 2 to 2350mJ/cm 2 with 150mJ/cm 2 increments. Focus was varied from -8.75 µm to 6.25 µm with 1.5 µm increment. 210 208 206 204 202-2.5 200-25 -15-5 5 X Axis 15 25-12.5-22.5 Y Axis Figure 7: Wafer plane intensity uniformity (±1.06%) across 50 x 25 mm field. Cheang, Christensen, and Reynaga 11

12 10 8 Count 6 4 2 0 Less <498.5 [498.5,499) 499 [499,499.5) 499.5 [499.5,500) 500 [500,500.5) 500.5 500.5 More Dosage Units(mJ/cm ) Figure 8: Histogram of exposure dose. Range of variation within 0.34% of target dose. 35 PSPI Spin Curve 30 Thickness (um) 25 20 15 10 5 0 1000 1500 2000 2500 3000 3500 4000 4500 5000 Spin Speed (rpm Figure 9: Spin curve for PSPI studied. Cheang, Christensen, and Reynaga 12

Bossung Plot (10 µm PSPI) CD (um) 8 7 6 5 4 2200 mj/cm2 2050 mj/cm2 1900 mj/cm2 1750 mj/cm2 1600 mj/cm2 1450 mj/cm2-7.25-5.75-4.25-2.75-1.25 0.25 1.75 3.25 4.75 Focus Bias (µm) Figure 10: Bossung plot for 10 µm PSPI film. The nominal line size is six microns with ±10% control limits. Bossung Plot (15 µm PSPI) 8 2200 mj/cm2 CD (um) 7 6 5 2050 mj/cm2 1900 mj/cm2 1750 mj/cm2 1600 mj/cm2 4 1450 mj/cm2-7.25-5.75-4.25-2.75-1.25 0.25 1.75 3.25 4.75 Focus Bias (µm) Figure 11: Bossung plot for 15 µm PSPI film. The nominal line size is six microns with ±10% control limits. Cheang, Christensen, and Reynaga 13

Bossung Plot (20 µm PSPI) 8 7 6 5 4-7.25-5.75-4.25-2.75-1.25 0.25 1.75 3.25 4.75 CD (um) 2200 mj/cm2 2050 mj/cm2 1900 mj/cm2 1750 mj/cm2 1600 mj/cm2 1450 mj/cm2 Focus Bias (µm) Figure 12: Bossung plot for 20 µm PSPI film. The nominal line size is six microns with ±10% control limits. 10 um PSPI Process Lattitude Exposure Dose (mj/cm2) 2500 2000 1500 1000 500 0-10 -5 0 5 Focus Bias (um) High Dose Low Dose Figure 13: Focus/Exposure process latitude for 10 µm PSPI film. Cheang, Christensen, and Reynaga 14

15 um PSPI Process Lattitude Exposure Dose (mj/cm2) 2500 2000 1500 1000 500 0-10 -5 0 5 Focus Bias (um) High Dose Low Dose Figure 14: Focus/Exposure process latitude for 15 µm PSPI film. 20 um PSPI Process Lattitude Exposure Dose (mj/cm2) 2500 2000 1500 1000 500 0-10 -5 0 5 Focus Bias (um) High Dose Low Dose Figure 15: Focus/Exposure process latitude for 20 µm PSPI film. Cheang, Christensen, and Reynaga 15

Exposure = 2200 mj/cm 2 Exposure = 1000 mj/cm 2 Figure 16: Six micron line/space pairs SEM cross-section pictures at 20 µm PSPI film (Top: 2200 mj/cm 2, Bottom: 1000 mj/cm 2 ). Focus = -1.25 µm Cheang, Christensen, and Reynaga 16

Thickness = 10 µm Focus = -1.25 Exposure = 1000 mj/cm 2 Thickness = 15 µm Focus = -1.25 Exposure =1000 mj/cm 2 Thickness = 20 µm Focus = -1.25 Exposure = 1000 mj/cm 2 Figure 17: Six micron line/space pairs SEM cross-section pictures at 10 µm, 15 µm and 20um PSPI film. Cheang, Christensen, and Reynaga 17

Figure 18: Six micron line/space pairs SEM cross-section pictures at 10 µm PSPI film (Left to right: -7.25 µm to +4.75 focus bias; Top: 2200 mj/cm 2, Bottom: 1000 mj/cm 2 ; Center: - 1.25 µm focus bias and 1600 mj/cm 2 ). Cheang, Christensen, and Reynaga 18