Advanced GPS/GLONASS ASIC (AGGA2)



Similar documents
Open Architecture Design for GPS Applications Yves Théroux, BAE Systems Canada

Post Processing Service

Using Altera MAX Series as Microcontroller I/O Expanders

NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter

TI GPS PPS Timing Application Note

X 4 CONFIDENTIAL X 4 OTHER PROGRAMME: CUSTOMER: CONTRACT NO.: WPD NO.: DRD NO.: CONTRACTUAL DOC.:

Modeling a GPS Receiver Using SystemC

PLM PRODUCT INFORMATION

ELEC 5260/6260/6266 Embedded Computing Systems

Design of a High Speed Communications Link Using Field Programmable Gate Arrays

Presentation Outline. The NavSAS group; Examples of Software-Radio Technology in GNSS;

IP-S2 HD. High Definition 3D Mobile Mapping System

AGGA-4: core device for GNSS space receivers of this decade

MICROPROCESSOR. Exclusive for IACE Students iacehyd.blogspot.in Ph: /422 Page 1

Interfacing Analog to Digital Data Converters

Data Sheet. Adaptive Design ltd. Arduino Dual L6470 Stepper Motor Shield V th November L6470 Stepper Motor Shield

Radio Technical Commission for Maritime Services. GPS Update. Bob Markle RTCM Arlington, VA USA. NMEA Convention & Expo 2010

DS1104 R&D Controller Board

Best Practises for LabVIEW FPGA Design Flow. uk.ni.com ireland.ni.com

Dual DIMM DDR2 and DDR3 SDRAM Interface Design Guidelines

Chapter 2 Logic Gates and Introduction to Computer Architecture

Digitale Signalverarbeitung mit FPGA (DSF) Soft Core Prozessor NIOS II Stand Mai Jens Onno Krah

Chapter 13. PIC Family Microcontroller

PLAS: Analog memory ASIC Conceptual design & development status


SAH2217 Enhanced ATHEROS GPS Module with ultra high sensitivity and antenna open/short detection/protection

ATMEL FPGA 3rd User Group Workshop. 2010, 3rd June Christophe POURRIER

LLRF. Digital RF Stabilization System

FPGAs in Next Generation Wireless Networks

Thermostat Application Module Kit

Why it may be time to consider Certified Avionics for UAS (Unmanned Aerial Vehicles/Systems) White paper

GEOGRAPHIC INFORMATION SYSTEMS Lecture 21: The Global Positioning System

Reconfigurable System-on-Chip Design

PRELIMINARY DESIGN REVIEW

Status, Development and Application

7a. System-on-chip design and prototyping platforms

Information Board User s Guide

Phase coherency of CDMA caller location processing based on TCXO frequency reference with intermittent GPS correction

Dancing in the Dark: How GNSS Satellites Cross the Earth s Shadow

AND8336. Design Examples of On Board Dual Supply Voltage Logic Translators. Prepared by: Jim Lepkowski ON Semiconductor.

Enabling RTK-like positioning offshore using the global VERIPOS GNSS network. Pieter Toor GNSS Technology Manager

SDR Architecture. Introduction. Figure 1.1 SDR Forum High Level Functional Model. Contributed by Lee Pucker, Spectrum Signal Processing

Agenda. Agilent GPS Receiver Test Solutions. GPS technology concepts. Basic tests required for GPS receiver verification Test solutions

TURBO PROGRAMMER USB, MMC, SIM DEVELOPMENT KIT

APPLICATION NOTE GaGe CompuScope based Lightning Monitoring System

The Applanix SmartBase TM Software for Improved Robustness, Accuracy, and Productivity of Mobile Mapping and Positioning

Atmel Norway XMEGA Introduction

Controlling a Dot Matrix LED Display with a Microcontroller

MIMO detector algorithms and their implementations for LTE/LTE-A

81110A Pulse Pattern Generator Simulating Distorted Signals for Tolerance Testing

FLYPORT Wi-Fi G

DS1621 Digital Thermometer and Thermostat

MicroMag3 3-Axis Magnetic Sensor Module

A forum to discuss Global Navigation Satellite Systems (GNSS) to benefit people around the world

Test Driven Development of Embedded Systems Using Existing Software Test Infrastructure

Clocks/timers, Time, and GPS

Apogee Series. > > Motion Compensation and Data Georeferencing. > > Smooth Workflow. Mobile Mapping. > > Precise Trajectory and Direct Georeferencing

AVR151: Setup and Use of the SPI. Introduction. Features. Atmel AVR 8-bit Microcontroller APPLICATION NOTE

Galileo Ready Advanced Mass Market Receiver (GRAMMAR) Project Workshop Outline

Palaparthi.Jagadeesh Chand. Associate Professor in ECE Department, Nimra Institute of Science & Technology, Vijayawada, A.P.

DATA LOGGER AND REMOTE MONITORING SYSTEM FOR MULTIPLE PARAMETER MEASUREMENT APPLICATIONS. G.S. Nhivekar, R.R.Mudholker

Implementing SPI Communication Between MSP430 G2452 and LTC ADC

2.0 Command and Data Handling Subsystem

a Brief Background DEFINITION

FREQUENCY RESPONSE ANALYZERS

AN4646 Application note

The Evolution of the Global Navigation Satellite System (GNSS) Spectrum Use

AP Series Autopilot System. AP-202 Data Sheet. March,2015. Chengdu Jouav Automation Tech Co.,L.t.d

76-77 GHz RF Transmitter Front-end for W-band Radar Applications

GeoMax GNSS Zenith10 & Zenith20 Series

Digital Systems Based on Principles and Applications of Electrical Engineering/Rizzoni (McGraw Hill

Lab Experiment 1: The LPC 2148 Education Board

Web Site: Forums: forums.parallax.com Sales: Technical:

Microprocessor & Assembly Language

Microtronics technologies Mobile:

Microcontroller Based Low Cost Portable PC Mouse and Keyboard Tester

APPLICATION NOTE. Atmel AVR134: Real Time Clock (RTC) Using the Asynchronous Timer. Atmel AVR 8-bit Microcontroller. Introduction.

Archer 2 GEO Mapping Solution GNSS AT ITS BEST

Greg Keel P.Eng. Parallel Geo Services

Arbitration and Switching Between Bus Masters

The European Satellite Navigation Programmes EGNOS and Galileo

Tire pressure monitoring

EVAL-UFDC-1/UFDC-1M-16

AC : PRACTICAL DESIGN PROJECTS UTILIZING COMPLEX PROGRAMMABLE LOGIC DEVICES (CPLD)

Accurate Measurement of the Mains Electricity Frequency

How To Understand Gate


Using the HT46R46 I/O Ports to Implement Half-Duplex SPI Communication

CHAPTER 11: Flip Flops

A PC-BASED TIME INTERVAL COUNTER WITH 200 PS RESOLUTION

HT1632C 32 8 &24 16 LED Driver

Demonstration of a Software Defined Radio Platform for dynamic spectrum allocation.

Product Information D23m Digital I/O System

OpenSPARC T1 Processor

Specifications. Trimble SPS461 Modular GPS Heading Receiver

Am186ER/Am188ER AMD Continues 16-bit Innovation

Propsim enabled Aerospace, Satellite and Airborne Radio System Testing

From Single to Formation Flying CubeSats: An Update of the Delfi Programme

Transcription:

Advanced GPS/GLONASS ASIC (AGGA2) ESTEC - 6/7 March, 2001 Martin Hollreiser Head of Microelectronics Section Tel. +31-71-565-4284 Fax. +31-71-565-4295 Martin.Hollreiser@esa.int Overview History of the AGGA Development Related Activities AGGA Functionality Applications Current Developments Based on AGGA Conclusions

History of the AGGA Development 93-95: GPS/GLONASS receiver bread-boarded, eight dual-frequency channels, with 20 FPGAs (50W) by the Institute of Navigation (ISN), University of Leeds (UK) (EOPP) 94-96: IMEC to study miniaturisation the digital part of above receiver by means of microelectronics (EOPP WO) 96-98: Redesign of ISN Receiver with functional enhancements into a highly integrated ASIC by IMEC (B), with support from ISN and ESA (jointly EOPP / TOS- ESM (ARTES 5) First iteration AGGA0 samples (commercial technology) Q4 1997 Full Validation by Austrian Aerospace and ESA Q1 1998 (EOPP) 98 - mid 99: Complete redesign of a flight worthy AGGA-2 (2nd generation) ESTEC internally by TOS-ESM, jointly funded by EOPP, METOP and TOS-ES. Second iteration AGGA2 samples Q4 1998 Full Validation by Austrian Aerospace and ESA Q1 1999 (EOPP) Q1/Q2 2000: P-Code Bug Fix in AGGA-2 by Saab-Ericsson Space, jointly funded by EOPP and METOP. Third iteration AGGA2a samples Q3 2000 Full Validation by Austrian Aerospace and ESA Q4 2000 (EOPP) History of the AGGA Development Companies contributing to functional specification of AGGA2 Austrian Aerospace (A) ASTRIUM (D) ASTRIUM (F) Laben (I) Saab-Ericsson Space (S)

Related Activities AGGA Modelling and Simulation, to model the AGGA in C and validate functionality (acquisition, tracking, etc.) by simulation. (EOPP) (Austrian Aerospace) AGGA Validation, to validate AGGA0, AGGA2 and AGGA2a (EOPP) (Austrian Aerospace) GPS/GLONASS ASSP Evaluation, to evaluate the AGGA for Spacecraft Control (incl. Attitude determination) (TRP) (ASTRIUM D/F) GPS/GLONASS Receiver Technology based on AGGA0, a highly integrated frontend and a DSP, a ground receiver is being developed (ARTES 5) (IMEC) Integrated Front-End for GNSS Sensors fully monolythic integrated FrontEnd based on CMOS technology (EOPP) (Saab_Ericsson/VLSI Solutions) GreFe, GReCo development (ARTES 4) (Septentrio) Future, AGGA3, fully integrated receiver to further reduce cost and size (EOPP) AGGA Functionality 12 single frequency channels (36 complex correlators) each capable of tracking any GNSS C/A code signals 4 P code units for dual-frequency operation and codeless tracking supports IF sampling (fs/4), R2C conversion, final down-conversion, highly configurable and programmable, e.g. pairs of single frequency channels configured for attitude determination (Hybrid Parallel Multiplex Architecture) slaving of three single frequency channels together with P-Code Unit into one dual frequency channel capable of tracking GNSS C/A Code on L1 and P-Code on L1 and L2 (using semi-codeless tracking techniques) slaving of up to nine channels for fast acquisition slaving for multi-path mitigation (also supports time-multiplexed multi-path mitigation) either eight real inputs or four complex inputs, each 2 bits, different input formats supported Signal level detector, Clock and Time-base generator and Antenna switch controller 32-bit microprocessor interface with interrupt controller and basic IO port Features for multipath mitigation and adaptive semi-codeless tracking of GPS Y- Code System Support: parallel I/O (monitoring & redundancy), Clk Output, Reset handling,

AGGA Block Diagram Front End Interface

Channel Matrix with Slaving Connections CA-Channel

Two Channels Slaved for Hybrid Parallel Multiplex Attitude Determination Can mix slaving: e.g. 3 dualfrequency channels + 2 (single-fq) channels + 1 (single-fq) channel with 3 channels slaved for fast acquisition in one AGGA Code Delay Line

Correlator Unit Microprocessor Interface generic, memory mapped 10b address (A), 32 data (D), chip select (CS), read (RD), write (WR) directly compatible with: ERC32 SPARC chip-set, ERC32SC/TSC695E, TSC21020 two Interupt inputs allow multiple AGGAs in tree configuration Interrupt Controller (six types of interrupt) Integration Epoch Interrupts (one per channel) Measurement Epoch Interrupts (one) Antenna Switch Epoch Interrupt (one) Pulse-Per_second Interrupt (one) Signal Level Detector Interrupt (one) Daisy Chain Interrupts frpom other AGGAs or external devices (two) 18 interrupt sources, all equal priority

Technology ATMEL MG2-RT sea of gates using MG2-265 matrix 200 kgates 160-pin MQFPL package with 25 mil pitch Directly compatible with ERC-32 and TSC21020 CoreClk 30MHz (ClkIn 60MHz) Power Supply: 2.7 V - 5.5 V, Core supply can be reduced Temperature Range -55-125 ºC Power consumption at room temperature: 3.3V 5V after reset 3 MHz 90mW 220mW after reset 30 MHz 900mW 2200mW GPS/GLONASS full operation, 4 dual frequ. Ch. 30 MHz 1200mW 3000mW Applications supported by the AGGA Spacecraft Control (on-board determination of the spacecraft position, attitude and time in real-time) Precise Orbit Determination (on-board receiver, L1, L2 carrier phase, in combination with reference stations on ground and with postprocessing on ground (cm accuracy)) Atmospheric Sounding (limb sounding technique, on-board receiver with post-processing on the ground, to determine temperature and humidity profile up to 50 km, based on variations in refraction) Reference Stations (ground-based receiver with real-time processing, to compensate for intentional and non-intentional errors) Standard Precision Positioning - low cost in general high performance receivers supporting GPS, GLONASS, EGNOS (Europe), WAAS (US), MTSAT (Japan)

Current Developments Based on AGGA Saab Ericsson Space / Austrian Aerospace GRAS (GNSS Receiver for Atmospheric Sounding) on METOP GPSOS (GPS Occultation Sensor) for DoD/NOAA/NASA LABEN EGNOS RIMS Receiver LAGRANGE (Precise Orbit Determination) ASTRIUM MOSAIC GNSS Receiver IMEC development of a fully integrated FrontEnd combine the RF-FE together with AGGA and a DSP for a complete ground based Receiver Septentrio offer products based on the AGGA (GReCo 1A01) Conclusions AGGA2 successfully developed and validated a number of receivers have been developed and tested based on AGGA2 (Saab Ericsson Space, Astrium, Austrian Aerospace, Laben, IMEC, Septentrio) Several Instruments for several Missions are based on AGGA2 GRAS on METOP (ESA), GPSOS on NPOESS (DoD) Complete Data Sheet and relevant publications are available Device is available through ATMEL Wireless & Microcontrollers