74AC138 74ACT138 1-of-8 Decoder/Demultiplexer



Similar documents
74AC139 74ACT139 Dual 1-of-4 Decoder/Demultiplexer

74AC191 Up/Down Counter with Preset and Ripple Clock

74VHC574 Octal D-Type Flip-Flop with 3-STATE Outputs

74F74 Dual D-Type Positive Edge-Triggered Flip-Flop

MM74HC14 Hex Inverting Schmitt Trigger

CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate

MM74HC174 Hex D-Type Flip-Flops with Clear

MM74HC273 Octal D-Type Flip-Flops with Clear

DM74LS151 1-of-8 Line Data Selector/Multiplexer

DM74LS05 Hex Inverters with Open-Collector Outputs

74F675A 16-Bit Serial-In, Serial/Parallel-Out Shift Register

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

DM74LS00 Quad 2-Input NAND Gate

CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate

CD4013BC Dual D-Type Flip-Flop

DM74LS157 DM74LS158 Quad 2-Line to 1-Line Data Selectors/Multiplexers

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

CD4043BC CD4044BC Quad 3-STATE NOR R/S Latches Quad 3-STATE NAND R/S Latches

DM74LS153 Dual 1-of-4 Line Data Selectors/Multiplexers

MM74C74 Dual D-Type Flip-Flop

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset

MM74HC4538 Dual Retriggerable Monostable Multivibrator

CD4013BC Dual D-Type Flip-Flop


DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control

DM7474 Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs

CD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop

DM74LS169A Synchronous 4-Bit Up/Down Binary Counter

DM74LS47 BCD to 7-Segment Decoder/Driver with Open-Collector Outputs

DM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock

MC74AC138, MC74ACT of-8 Decoder/Demultiplexer

DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

DM Segment Decoder/Driver/Latch with Constant Current Source Outputs

DM74121 One-Shot with Clear and Complementary Outputs

74VHC112 Dual J-K Flip-Flops with Preset and Clear

INTEGRATED CIRCUITS. 74LVC08A Quad 2-input AND gate. Product specification IC24 Data Handbook Jun 30

74LS193 Synchronous 4-Bit Binary Counter with Dual Clock

DM74157 Quad 2-Line to 1-Line Data Selectors/Multiplexers

74LVX132 Low Voltage Quad 2-Input NAND Schmitt Trigger

CD4040BC, 12-Stage Ripple Carry Binary Counters CD4060BC, 14-Stage Ripple Carry Binary Counters

Obsolete Product(s) - Obsolete Product(s)

HCF4001B QUAD 2-INPUT NOR GATE

CD4008BM CD4008BC 4-Bit Full Adder

HCF4010B HEX BUFFER/CONVERTER (NON INVERTING)

Description. Table 1. Device summary. Order code Temperature range Package Packing Marking

.LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M74HC154 4 TO 16 LINE DECODER/DEMULTIPLEXER. HIGH SPEED tpd = 15 ns (TYP.) at VCC =5V

Quad 2-Line to 1-Line Data Selectors Multiplexers

HCF4056B BCD TO 7 SEGMENT DECODER /DRIVER WITH STROBED LATCH FUNCTION

DM54LS260 DM74LS260 Dual 5-Input NOR Gate

MC14008B. 4-Bit Full Adder

HCF4081B QUAD 2 INPUT AND GATE

CD4027BM CD4027BC Dual J-K Master Slave Flip-Flop with Set and Reset

4-bit binary full adder with fast carry CIN + (A1 + B1) + 2(A2 + B2) + 4(A3 + B3) + 8(A4 + B4) = = S1 + 2S2 + 4S3 + 8S4 + 16COUT

DM74LS373/DM74LS374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

MM54C150 MM74C Line to 1-Line Multiplexer

54157 DM54157 DM74157 Quad 2-Line to 1-Line Data Selectors Multiplexers

HCF4028B BCD TO DECIMAL DECODER

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION

NM93CS06 CS46 CS56 CS Bit Serial EEPROM with Data Protect and Sequential Read

HCF4070B QUAD EXCLUSIVE OR GATE

5485 DM5485 DM Bit Magnitude Comparators

74HC238; 74HCT to-8 line decoder/demultiplexer

MC14001B Series. B Suffix Series CMOS Gates MC14001B, MC14011B, MC14023B, MC14025B, MC14071B, MC14073B, MC14081B, MC14082B

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

High-Speed, Low r ON, SPST Analog Switch (1-Bit Bus Switch)

74HC138; 74HCT to-8 line decoder/demultiplexer; inverting

74F168*, 74F169 4-bit up/down binary synchronous counter

5495A DM Bit Parallel Access Shift Registers

DG2302. High-Speed, Low r ON, SPST Analog Switch. Vishay Siliconix. (1-Bit Bus Switch with Level-Shifter) RoHS* COMPLIANT DESCRIPTION FEATURES

1 TO 4 CLOCK BUFFER ICS551. Description. Features. Block Diagram DATASHEET

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION PLASTIC N SUFFIX CASE 648 SOIC D SUFFIX CASE 751B

HCC/HCF4032B HCC/HCF4038B

54191 DM54191 DM74191 Synchronous Up Down 4-Bit Binary Counter with Mode Control

DM74184 DM74185A BCD-to-Binary and Binary-to-BCD Converters

Features. Instruction. Decoder Control Logic, And Clock Generators. Address Compare amd Write Enable. Protect Register V PP.

MC14175B/D. Quad Type D Flip-Flop

CD4511BM CD4511BC BCD-to-7 Segment Latch Decoder Driver

DM54161 DM74161 DM74163 Synchronous 4-Bit Counters

MADR TR. Single Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. V1. Functional Schematic. Features.

HIGH SPEED-10 MBit/s LOGIC GATE OPTOCOUPLERS

54LS169 DM54LS169A DM74LS169A Synchronous 4-Bit Up Down Binary Counter

74HC154; 74HCT to-16 line decoder/demultiplexer

NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter

. HIGH SPEED .LOW POWER DISSIPATION .COMPATIBLE WITH TTL OUTPUTS M54HCT27 M74HCT27 TRIPLE 3-INPUT NOR GATE. tpd = 9 ns (TYP.

Description. For Fairchild s definition of Eco Status, please visit:

3-to-8 line decoder, demultiplexer with address latches

256K (32K x 8) Static RAM

1-of-4 decoder/demultiplexer

Description. Table 1. Device summary. Order code Temperature range Package Packaging Marking

CD4093BM CD4093BC Quad 2-Input NAND Schmitt Trigger

MC10SX1190. Fibre Channel Coaxial Cable Driver and Loop Resiliency Circuit

MC74HC132A. Quad 2-Input NAND Gate with Schmitt-Trigger Inputs. High Performance Silicon Gate CMOS

FSAL200 Wide Bandwidth Quad 2:1 Analog Multiplexer / De-multiplexer Switch

MADR TR. Quad Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. 4. Functional Schematic. Features.

INTEGRATED CIRCUITS. 74F74 Dual D-type flip-flop. Product specification Supercedes data of 1990 Oct 23 IC15 Data Handbook.

54LS193 DM54LS193 DM74LS193 Synchronous 4-Bit Up Down Binary Counters with Dual Clock

Features INSTRUCTION DECODER CONTROL LOGIC AND CLOCK GENERATORS COMPARATOR AND WRITE ENABLE EEPROM ARRAY READ/WRITE AMPS 16

ICS514 LOCO PLL CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

Transcription:

1-of-8 Decoder/Demultiplexer General Description The AC/ACT138 is a high-speed 1-of-8 decoder/demultiplexer. This device is ideally suited for high-speed bipolar memory chip select address decoding. The multiple input enables allow parallel expaion to a 1-of-24 decoder using just three AC/ACT138 devices or a 1-of-32 decoder using four AC/ACT138 devices and one inverter. Ordering Code: Features Device also available in Tape and Reel. Specify by appending suffix letter X to the ordering code. November 1988 Revised July 2003 I CC reduced by 50% Demultiplexing capability Multiple input enable for easy expaion Active LOW mutually exclusive outputs Outputs source/sink 24 ma ACT138 has TTL-compatible inputs Order Number Package Number Package Description 74AC138SC M16A 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow 74AC138SJ M16D 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 74AC138MTC MTC16 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide 74AC138PC N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide 74ACT138SC M16A 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow 74ACT138SJ M16D 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 74ACT138PC N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide 74AC138 74ACT138 1-of-8 Decoder/Demultiplexer Connection Diagram Logic Symbols Pin Descriptio IEEE/IEC Pin Names A 0 A 2 E 1 E 2 E 3 O 0 O 7 Description Address Inputs Enable Inputs Enable Input Outputs FACT is a trademark of Fairchild Semiconductor Corporation. 2003 Fairchild Semiconductor Corporation DS009925 www.fairchildsemi.com

Truth Table Inputs Outputs E 1 E 2 E 3 A 0 A 1 A 2 O 0 O 1 O 2 O 3 O 4 O 5 O 6 O 7 H X X X X X H H H H H H H H X H X X X X H H H H H H H H X X L X X X H H H H H H H H L L H L L L L H H H H H H H L L H H L L H L H H H H H H L L H L H L H H L H H H H H L L H H H L H H H L H H H H L L H L L H H H H H L H H H L L H H L H H H H H H L H H L L H L H H H H H H H H L H L L H H H H H H H H H H H L H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial Functional Description The AC/ACT138 high-speed 1-of-8 decoder/demultiplexer accepts three binary weighted inputs (A 0, A 1, A 2 ) and, when enabled, provides eight mutually exclusive active- LOW outputs (O 0 O 7 ). The AC/ACT138 features three Enable inputs, two active-low (E 1, E 2 ) and one active- HIGH (E 3 ). All outputs will be HIGH unless E 1 and E 2 are LOW and E 3 is HIGH. This multiple enable function allows easy parallel expaion of the device to a 1-of-32 (5 lines to 32 lines) decoder with just four AC/ACT138 devices and one inverter (see Figure 1). The AC/ACT138 can be used as an 8-output demultiplexer by using one of the active LOW Enable inputs as the data input and the other Enable inputs as strobes. The Enable inputs which are not used must be permanently tied to their appropriate active-high or active-low state. Logic Diagram Please note that this diagram is provided only for the understanding of logic operatio and should not be used to estimate propagation delays. FIGURE 1. Expaion to 1-of-32 Decoding www.fairchildsemi.com 2

Absolute Maximum Ratings(Note 1) Supply Voltage (V CC ) 0.5V to +7.0V DC Input Diode Current (I IK ) V I = 0.5V 20 ma V I = V CC + 0.5V +20 ma DC Input Voltage (V I ) 0.5V to V CC + 0.5V DC Output Diode Current (I OK ) V O = 0.5V 20 ma V O = V CC + 0.5V +20 ma DC Output Voltage (V O ) 0.5V to V CC + 0.5V DC Output Source or Sink Current (I O ) ±50 ma DC V CC or Ground Current per Output Pin (I CC or I GND ) ±50 ma Storage Temperature (T STG ) 65 C to +150 C Junction Temperature (T J ) PDIP 140 C DC Electrical Characteristics for AC Recommended Operating Conditio Supply Voltage (V CC ) AC 2.0V to 6.0V ACT 4.5V to 5.5V Input Voltage (V I ) 0V to V CC Output Voltage (V O ) 0V to V CC Operating Temperature (T A ) 40 C to +85 C Minimum Input Edge Rate ( V/ t) AC Devices V IN from 30% to 70% of V CC V CC @ 3.3V, 4.5V, 5.5V 125 mv/ Minimum Input Edge Rate ( V/ t) ACT Devices V IN from 0.8V to 2.0V V CC @ 4.5V, 5.5V 125 mv/ Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specificatio should be met, without exception, to eure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT circuits outside databook specificatio. 74AC138 74ACT138 V CC T A = +25 C T A = 40 C to +85 C Symbol Parameter Units Conditio (V) Typ Guaranteed Limits V IH Minimum HIGH Level 3.0 1.5 2.1 2.1 V OUT = 0.1V Input Voltage 4.5 2.25 3.15 3.15 V or V CC 0.1V 5.5 2.75 3.85 3.85 V IL Maximum LOW Level 3.0 1.5 0.9 0.9 V OUT = 0.1V Input Voltage 4.5 2.25 1.35 1.35 V or V CC 0.1V 5.5 2.75 1.65 1.65 V OH Minimum HIGH Level 3.0 2.99 2.9 2.9 Output Voltage 4.5 4.49 4.4 4.4 V I OUT = 50 µa 5.5 5.49 5.4 5.4 V IN = V IL or V IH 3.0 2.56 2.46 I OH = 12 ma 4.5 3.86 3.76 V I OH = 24 ma 5.5 4.86 4.76 I OH = 24 ma (Note 2) V OL Maximum LOW Level 3.0 0.002 0.1 0.1 Output Voltage 4.5 0.001 0.1 0.1 V I OUT = 50 µa 5.5 0.001 0.1 0.1 V IN = V IL or V IH 3.0 0.36 0.44 I OL = 12 ma 4.5 0.36 0.44 V I OL = 24 ma 0 5.5 0.36 0.44 I OL = 24 ma (Note 2) I IN Maximum Input (Note 4) Leakage Current 5.5 ±0.1 ±1.0 µa V I = V CC, GND I OLD Minimum Dynamic 5.5 75 ma V OLD = 1.65V Max I OHD Output Current (Note 3) 5.5 75 ma V OHD = 3.85V Min I CC (Note 4) Maximum Quiescent Supply Current 5.5 4.0 40.0 µa V IN = V CC or GND Note 2: All outputs loaded; thresholds on input associated with output under test. Note 3: Maximum test duration 2.0 ms, one output loaded at a time. Note 4: I IN and I CC @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V CC. 3 www.fairchildsemi.com

DC Electrical Characteristics for ACT V CC T A = +25 C T A = 40 C to +85 C Symbol Parameter Units Conditio (V) Typ Guaranteed Limits V IH Minimum HIGH Level 4.5 1.5 2.0 2.0 V OUT = 0.1V V Input Voltage 5.5 1.5 2.0 2.0 or V CC 0.1V V IL Maximum LOW Level 4.5 1.5 0.8 0.8 V OUT = 0.1V V Input Voltage 5.5 1.5 0.8 0.8 or V CC 0.1V V OH Minimum HIGH Level 4.5 4.49 4.4 4.4 Output Voltage 5.5 5.49 5.4 5.4 V I OUT = 50 µa V IN = V IL or V IH 4.5 3.86 3.76 V I OH = 24 ma 5.5 4.86 4.76 I OH = 24 ma (Note 5) V OL Maximum LOW Level 4.5 0.001 0.1 0.1 Output Voltage 5.5 0.001 0.1 0.1 V I OUT = 50 µa V IN = V IL or V IH 4.5 0.36 0.44 V I OL 24 ma 5.5 0.36 0.44 I OL.= 24 ma (Note 5) I IN Maximum Input Leakage Current 5.5 ±0.1 ±1.0 µa V I = V CC, GND I CCT Maximum I CC /Input 5.5 0.6 1.5 ma V I = V CC 2.1V I OLD Minimum Dynamic 5.5 75 ma V OLD = 1.65V Max I OHD Output Current (Note 6) 5.5 75 ma V OHD = 3.85V Min I CC Maximum Quiescent Supply Current 5.5 4.0 40.0 µa V IN = V CC or GND Note 5: All outputs loaded; thresholds on input associated with output under test. Note 6: Maximum test duration 2.0 ms, one output loaded at a time. AC Electrical Characteristics for AC V CC T A = +25 C T A = 40 C to +85 C Symbol Parameter (V) C L = 50 pf C L = 50 pf Units (Note 7) Min Typ Max Min Max t PLH Propagation Delay 3.3 1.5 8.5 13.0 1.5 15.0 A n to O n 5.0 1.5 6.5 9.5 1.5 10.5 t PHL Propagation Delay 3.3 1.5 8.0 12.5 1.5 14.0 A n to O n 5.0 1.5 6.0 9.0 1.5 10.5 t PLH Propagation Delay 3.3 1.5 11.0 15.0 1.5 16.0 E 1 or E 2 to O n 5.0 1.5 8.0 11.0 1.5 12.0 t PHL Propagation Delay 3.3 1.5 9.5 13.5 1.5 15.0 E 1 or E 2 to O n 5.0 1.5 7.0 9.5 1.5 10.5 t PLH Propagation Delay 3.3 1.5 11.0 15.5 1.5 16.5 E 3 to O n 5.0 1.5 8.0 11.0 1.5 12.5 t PHL Propagation Delay 3.3 1.5 8.5 13.0 1.5 14.0 E 3 to O n 5.0 1.5 6.0 8.0 1.0 9.5 Note 7: Voltage Range 3.3 is 3.3V ± 0.3V Voltage Range 5.0 is 5.0V ± 0.5V www.fairchildsemi.com 4

AC Electrical Characteristics for ACT V CC T A = +25 C T A = 40 C to +85 C Symbol Parameter (V) C L = 50 pf C L = 50 pf Units (Note 8) Min Typ Max Min Max t PLH Propagation Delay A n to O n 5.0 1.5 7.0 10.5 1.5 11.5 t PHL Propagation Delay 10.5 5.0 1.5 6.5 A n to O n 1.5 11.5 t PLH Propagation Delay E 1 or E 2 to O n 5.0 2.5 8.0 11.5 2.0 12.5 t PHL Propagation Delay E 1 or E 2 to O n 5.0 2.0 7.5 11.5 2.0 12.5 t PLH Propagation Delay E 3 to On 5.0 2.5 8.0 12.0 2.0 13.0 t PHL Propagation Delay E 3 to On 5.0 2.0 6.5 10.5 1.5 11.5 Note 8: Voltage Range 5.0 is 5.0V ± 0.5V 74AC138 74ACT138 Capacitance Symbol Parameter Typ Units Conditio C IN Input Capacitance 4.5 pf V CC = OPEN C PD Power Dissipation Capacitance 60.0 pf V CC = 5.0V 5 www.fairchildsemi.com

Physical Dimeio inches (millimeters) unless otherwise noted 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M16A www.fairchildsemi.com 6

Physical Dimeio inches (millimeters) unless otherwise noted (Continued) 74AC138 74ACT138 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M16D 7 www.fairchildsemi.com

Physical Dimeio inches (millimeters) unless otherwise noted (Continued) 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC16 www.fairchildsemi.com 8

Physical Dimeio inches (millimeters) unless otherwise noted (Continued) 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E 74AC138 74ACT138 1-of-8 Decoder/Demultiplexer Fairchild does not assume any respoibility for use of any circuitry described, no circuit patent licees are implied and Fairchild reserves the right at any time without notice to change said circuitry and specificatio. LIFE SUPPORT POLICY FAIRCHILD S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with itructio for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com 9 www.fairchildsemi.com