LLRF. Digital RF Stabilization System



Similar documents
APPLICATION NOTE GaGe CompuScope based Lightning Monitoring System

DEVELOPMENT OF DEVICES AND METHODS FOR PHASE AND AC LINEARITY MEASUREMENTS IN DIGITIZERS

Propagation Channel Emulator ECP_V3

Selecting the Optimum PCI Express Clock Source

TANGO Device Servers in Libera instruments

Understanding the Effect of Uncorrelated Phase Noise on Multi-channel RF Vector Signal Generators and Analysers

Vector Signal Analyzer FSQ-K70

Status of the Diamond Storage Ring RF Systems. Morten Jensen on behalf of Diamond Storage Ring RF Group

RF Measurements Using a Modular Digitizer

Nutaq. PicoDigitizer 125-Series 16 or 32 Channels, 125 MSPS, FPGA-Based DAQ Solution PRODUCT SHEET. nutaq.com MONTREAL QUEBEC

DS1104 R&D Controller Board

Department of Electrical and Computer Engineering Ben-Gurion University of the Negev. LAB 1 - Introduction to USRP

A PC-BASED TIME INTERVAL COUNTER WITH 200 PS RESOLUTION

PLC Support Software at Jefferson Lab

Simple SDR Receiver. Looking for some hardware to learn about SDR? This project may be just what you need to explore this hot topic!

LEVERAGING FPGA AND CPLD DIGITAL LOGIC TO IMPLEMENT ANALOG TO DIGITAL CONVERTERS

Siemens and National Instruments Deliver Integrated Automation and Measurement Solutions

PLAS: Analog memory ASIC Conceptual design & development status

TI GPS PPS Timing Application Note

Integrating PCI Express into the PXI Backplane

Application Note Synchronization and MIMO Capability with USRP Devices Ettus Research

Impedance 50 (75 connectors via adapters)

DEVELOPMENT OF THE SWISSFEL UNDULATOR BPM SYSTEM

Libera at ELETTRA: prehistory, history and present state

Successfully negotiating the PCI EXPRESS 2.0 Super Highway Towards Full Compliance

76-77 GHz RF Transmitter Front-end for W-band Radar Applications

MONOCHROME RGB YCbCr VIDEO DIGITIZER

Development and Experimental Performance Evaluation of a Dose-Rate meter for Pulsed Beam.

Optimizing VCO PLL Evaluations & PLL Synthesizer Designs

5 in 1 DVB-T Transmitter & Dual Cast Agile Digital Transposer TV EQUIPMENT

Fondamenti su strumenti di sviluppo per microcontrollori PIC

Advanced Photon Source. RF Beam Position Monitor Upgrade Robert M. Lill

Frequency Hopping for GSM Base Station Tests with Signal Generators SME

Agilent N8973A, N8974A, N8975A NFA Series Noise Figure Analyzers. Data Sheet

How To Develop An Iterio Data Acquisition System For A Frustreo (Farc) (Iterio) (Fcfc) (For Aterio (Fpc) (Orterio).Org) (Ater

PXI. GSM/EDGE Measurement Suite

How To Use A Sound Card With A Subsonic Sound Card

PIATTAFORME STRATOSFERICHE SIGINT

Summer of LabVIEW The Sunny Side of System Design

Electronics GRETINA Project

Stuart Gillen. Principal Marketing Manger. National Instruments ni.com

White Paper Utilizing Leveling Techniques in DDR3 SDRAM Memory Interfaces

W a d i a D i g i t a l

RF SYSTEM FOR VEPP-5 DAMPING RING

Hello and welcome to this training module for the STM32L4 Liquid Crystal Display (LCD) controller. This controller can be used in a wide range of

Technical Datasheet Scalar Network Analyzer Model MHz to 40 GHz

ABB PSPS Erich Steinmann; Generator control-2013

PCI-SIG ENGINEERING CHANGE NOTICE

Note monitors controlled by analog signals CRT monitors are controlled by analog voltage. i. e. the level of analog signal delivered through the

DDX 7000 & Digital Partial Discharge Detectors FEATURES APPLICATIONS

Timing Errors and Jitter

SIGNAL GENERATORS and OSCILLOSCOPE CALIBRATION

ni.com/sts NI Semiconductor Test Systems

High-Resolution Doppler-Polarimetric FMCW Radar with Dual-Orthogonal Signals

VADC Versatile Analog to Digital Converter. XMC Microcontrollers August 2014

The Effective Number of Bits (ENOB) of my R&S Digital Oscilloscope Technical Paper

Achieving New Levels of Channel Density in Downstream Cable Transmitter Systems: RF DACs Deliver Smaller Size and Lower Power Consumption


Managing High-Speed Clocks

Highly Scalable Server for Many Possible Uses. MAXDATA PLATINUM Server 3200 I

Agilent Test Solutions for Multiport and Balanced Devices

How To Improve The Ganil Control System

Detailed Design Report

Purpose Computer Hardware Configurations... 6 Single Computer Configuration... 6 Multiple Server Configurations Data Encryption...

MPC 4. Machinery Protection Card Type MPC 4 FEATURES. Continuous on-line Machinery Protection Card

Tri-Band RF Transceivers for Dynamic Spectrum Access. By Nishant Kumar and Yu-Dong Yao

Logging of RF Power Measurements

ECONseries Low Cost USB DAQ

Maximizing Receiver Dynamic Range for Spectrum Monitoring

Silicon Seminar. Optolinks and Off Detector Electronics in ATLAS Pixel Detector

Modeling a GPS Receiver Using SystemC

What is the difference between an equivalent time sampling oscilloscope and a real-time oscilloscope?

81110A Pulse Pattern Generator Simulating Distorted Signals for Tolerance Testing

One Port Network Analyzer

RF Network Analyzer Basics

TURBOtech srl. SED-635 Digital Excitation System. Industrial Electronics Sector FEATURES

High speed pattern streaming system based on AXIe s PCIe connectivity and synchronization mechanism

ATLAS Tile Calorimeter Readout Electronics Upgrade Program for the High Luminosity LHC

National Instruments MIMO Technology Demonstration

Agilent PN Extending Vector Signal Analysis to 26.5 GHz with 20 MHz Information Bandwidth

Arun Veeramani. Principal Marketing Manger. National Instruments. ni.com

THE TESLA TEST FACILITY AS A PROTOTYPE FOR THE GLOBAL ACCELERATOR NETWORK

AC/DC Power Supply Reference Design. Advanced SMPS Applications using the dspic DSC SMPS Family

Test Driven Development of Embedded Systems Using Existing Software Test Infrastructure

AN4646 Application note

PCI Express: The Evolution to 8.0 GT/s. Navraj Nandra, Director of Marketing Mixed-Signal and Analog IP, Synopsys

How To Configure Your Computer With A Microsoft X86 V3.2 (X86) And X86 (Xo) (Xos) (Powerbook) (For Microsoft) (Microsoft) And Zilog (X

Von der Hardware zur Software in FPGAs mit Embedded Prozessoren. Alexander Hahn Senior Field Application Engineer Lattice Semiconductor

Agilent Technologies E8047B Analysis Probe System for the Intel Xeon Processor Family

Glitch Free Frequency Shifting Simplifies Timing Design in Consumer Applications

Digital Single Axis Controller

Permissible ambient temperature Operation Storage, transport

WiMAX PacketMAX Introducting

Open Flow Controller and Switch Datasheet

GnuRadio CONTACT INFORMATION: phone: fax: web:

Overview of the GRETINA Auxiliary Detector Interface

Everything you need for protection scheme testing

Transcription:

LLRF Digital RF Stabilization System

Many instruments. Many people. Working together. Stability means knowing your machine has innovative solutions. For users, stability means a machine achieving its full potential, enabling them to do more science. For us, stability means synchronized, connected, dynamic state-of-the-art instrumentation, working together as one system. Because we know that the machine is more than just the sum of its parts.

Libera LLRF stabilizes the accelerator's RF field by applying real-time digital feedback and feed-forward. Benefits All-in-one The all-in-one unit replaces a field of different instruments and crates: built-in RF system diagnostics: automatic phase and gain correction, cavity field control loop stability analysis, cavity decay analysis monitoring cavity tuning included cavity field stabilization: jitter cancellation, vector sum alignment, calibration system, computation of the cavity field vector sum, cavity field control by means of a programmable PI controller, feed-forward system built-in interlock system self calibration chassis health monitoring built-in local oscillator generation Customizable SW configurable controller: easy upgradeable firmware using the Libera LLRF field programmable gate array (FPGA) pre-build blocks that interfaces with the hardware, it is possible to customize the product to your specific needs FPGA development kit available customizable RF input frequency up to 12 GHz up to 32 cavity signals per station FPGA facilitates fast signal processing and logic interfacing easy maintenance through modularity Ready to integrate in the control system network-attached device the Libera LLRF high-level software library measurement and control interface (MCI) separates control-system specific knowledge from low level details and logic related to a Libera processor Suitable for the latest generation light sources and hadron accelerators phase and amplitude stability meets 4th generation light sources requirements compatible with normal-conducting and super-conducting RF systems supports pulsed and continuous wave operation modes low latency

Role in the Accelerator Libera LLRF is an industrial digital RF stabilization system. The system can be used to control normal and superconducting accelerating structures. Both pulsed and CW operation modes are supported. The high-performance field stabilization meets the 4th generation light sources requirements. The Libera LLRF system is a programmable network-attached device. The user can connect different RF inputs to the unit: cavity probes and directional coupler signals, and therefore easily configure the software to perform different LLRF functions such as cavity field stabilization, cavity and waveguide tuning, and RF system diagnostics. FPGA Block Diagram How Does It Work? C1 A,φ Frontend FPGA Vector modulator FPGA C8 A,φ Control + + + algorithm + - + FF 90 deg. I Q NCO NCO Vector network analyser Ref A Common mode reference signal jitter cancellation I (pulses) Q The Libera LLRF system can process up to 38 RF input signals per unit. Probe, forward and reflected signals are connected to the RF inputs of one or more Libera LLRF units. Each unit can populate up to 4 front-end modules. The front-end modules are equipped with temperature stabilization and drift compensation systems. Each RF front-end module converts 9 RF input signals to an IF frequency. The converted signals are then sampled by the 16-bit ADCs. The sampled IF signals are subsequently processed in real time in a powerful Virtex 5 FPGA. The partial vector sum is transferred to the vector modulator module by means of a low-latency link. In the vector modulator module, another Virtex 5 FPGA implements the LLRF control algorithm, and an RF output drive signal is generated and applied to the transmitter. The Libera LLRF high-level application software performs RF system response characterization and therefore uses the results for automatic loop stability optimization. The system can also be used to provide optimal RF system frequency tuning and optimal RF distribution system tuning by means of the implementation of slower tuning loops. During operation, the system provides diagnostics information to the user and triggers the interlock if a failure is detected.

Parameters Parameter Number of input channels ADC resolution Max. ADC sampling clock frequency Memory size per module Customizable topology Customizable RF input Maximum RF input power Value 36 (9 per module) 16 bits 130 MHz up to 8 Gbits up to 32 cavities per plant up to 12 GHz 20 dbm Hardware Interfaces 1 5 3 2 2 4 1 Intel dual core COM Express with extensive communication interfaces: The latest FPGAs and a powerful personal computer based on the PCIe interface offer good resources for the implementation of low-latency control algorithms, real-time data processing and dedicated RF system diagnostics tools. 3 Vector modulator module: Receives the partial vector sum signals from four satellite ADC modules through low-latency low-voltage differential signaling (LVDS) lines. The global vector sum is then processed by means of FPGA algorithms. The output of the control algorithms is then up-converted to the RF frequency and used as the transmitter drive signal. The Libera LLRF system architecture is based on PCIe implemented on AMC standards. It is a user-friendly networkattached device that has a powerful computational interconnect board (ICB) managing a number of satellite boards. 2 RF acquisition modules: The system is configured to have four satellite modules, each 4 Timing module: Generates a low jitter local oscillator (LO) signal and a suitable sampling clock for the down-conversion and acquisition of which can process up to 9 RF inputs. One processes. The designed acquisition structure channel on each board is used as RF reference signal for measurement and jitter cancellation enables a high level of amplitude and phase cavity field stabilization. purposes. Each RF acquisition module includes a built-in calibration system, temperature sta- 5 Optional fast communication modules bilization, jitter cancellation, LO distribution, partial vector sum computation and vector sum phase alignment functions.

Data Paths The powerful features of Libera LLRF enable RF system monitoring, configuration and diagnostics. The diagnostic algorithms automatically characterize the RF system transfer function by means of built-in vector network analysis. The RF parameters are then passed to a cavity field control loop stability analysis algorithm, which optimally configures the Libera LLRF parameters for closing a stable loop. Cavity decay analysis is then used in the case of pulsed applications to continuously monitor the cavity behavior for tuning and interlock purposes. Libera LLRF data paths. The powerful digital processing system, based on multiple FPGAs, implements the low latency cavity field control loop. Each stage of the processing chains is monitored. The raw samples are stored in large DDR2 RAM-based circular buffers Decimation ADC module Decimated SA stream Decimation VM module Decimated SA stream or decimated in order to produce decimated streams for easier monitoring. History buffer (8 Gbits) ADC module History Buffer (DoD) (raw samples) History buffer (8 Gbits) VM module History Buffer (DoD) (raw samples) ADC module Multiplexer VN module Multiplexer RF Front End Phase rotation Vector sum Control algorithms LLRF Drive RF imputs up to 32 channels FPGA EPICS Control System Libera LLRF Graphical User Interface Tango i_mci (CORBA) Others Software Interfaces Platform Management Interface MCI Measurment and Control Interface Hardware Libera LLRF Application algorithms, control and monitoring data ADC Driver VM Driver User-specific interface User-specific interface events TM Driver PCI Express FPGA An important part of the LLRF application is implemented in software, running on a powerful COM Express computer, which is built into the Libera LLRF. Software layers are designed to make the use of the instrument easier. Software services turn the instrument into a network device with standard interfaces. The Libera LLRF provides a wealth of standard functionality and is also highly user-customizable.

Graphical User Interface Flat top analysis The cavity voltage amplitude and phase stability can be easily measured to high resolution from the acquired samples. A long history of raw samples is available from the buffer. The effectiveness of the control algorithms in suppressing disturbances of the cavity field can be measured using this tool. Decimated signals All the signals of the Libera LLRF system are also available in a decimated form for easy processing and display on control system screens. The cavity response to RF pulses is already available in the form of amplitude and phase signals. Nyquist stability analysis A powerful RF diagnostics system completely characterizes the RF system by means of built-in network vector analysis. Libera LLRF automatically uses diagnostic measurements to compute the optimal phase rotation for enabling a stable LLRF loop. The user is also provided with phase and gain stability margins. The open loop transfer function is displayed on a Nyquist diagram. The application suggests the optimum working parameters. RF system diagnostics During operation, the cavity decay analysis and directional coupler signals are used to monitor and control the cavity tuning. System monitoring The Libera LLRF system has an advanced health monitoring system that takes care of fans, currents, voltages and temperature.

Related Products in the Accelerator System Hadron accelerators 6 Light sources 7 8 9 4 11 3 5 1 7 8 7 8 9 10 2 FELs and ERLs 1 Libera Brilliance Electron beam position processor 7 Libera LLRF Digital RF stabilization system 8 Libera Sync Low-jitter clock distribution system 9 Libera Brilliance Single Pass Electron beam position processor for single pass machines 11 Libera Single Pass Single bunch position processor for cavity and stripline BPM pickups + See the cover spread for the whole product range Solution Building Block Linac energy stabilization Libera LLRF + Libera Sync + Libera Brilliance Single Pass (or Libera Single Pass) Beam dump for injection efficiency studies Turn-by-turn beam studies Libera Brilliance + Libera LLRF Libera Brilliance + Libera LLRF More at www.i-tech.si Technical Support Visit our website to read more about Libera products, download conference papers on the use of Libera at different accelerators around the world, subscribe to the I-Tech Newsletter and learn about the next gathering of the community at the Libera Workshop. Prompt and reliable. You can ask for on-site support or we can assist you remotely. You are also welcome to join us at the Libera Workshop training sessions to get the most out of Libera products. When your users demand stability. Instrumentation Technologies, d. d., Velika pot 22, SI-5250 Solkan, Slovenia, P: +386 5 335 26 00, F: +386 5 335 26 01, E: info@i-tech.si, sales@i-tech.si, support@i-tech.si, W: http://www.i-tech.si