Ettus Research Products and Roadmap 2011

Similar documents
Application Note Synchronization and MIMO Capability with USRP Devices Ettus Research

Application Note Design Process for Smart, Distributed RF Sensors Ettus Research

WiSER: Dynamic Spectrum Access Platform and Infrastructure

Quick Start X-Series Ettus Research

Field-Test Setup for DRM+, DRM30, FM and AM.

FPGAs in Next Generation Wireless Networks

Application Note Receiving HF Signals with a USRP Device Ettus Research

Modular, Open-Source Software Transceiver for PHY/MAC Research

GnuRadio CONTACT INFORMATION: phone: fax: web:

[Download Tech Notes TN-11, TN-18 and TN-25 for more information on D-TA s Record & Playback solution] SENSOR PROCESSING FOR DEMANDING APPLICATIONS 29

7a. System-on-chip design and prototyping platforms

Software Defined Radio

CPCC Networking. Faculty. Hamid Jafarkhani Ahhmed Eltawil Homayoun Yousefi zadeh Anima Anandkuma Athina Markopoulou

Demonstration of a Software Defined Radio Platform for dynamic spectrum allocation.

ZigBee Technology Overview

Department of Electrical and Computer Engineering Ben-Gurion University of the Negev. LAB 1 - Introduction to USRP

NORTHEASTERN UNIVERSITY Graduate School of Engineering. Thesis Title: CRASH: Cognitive Radio Accelerated with Software and Hardware

Designing a Software Defined Radio to Run on a Heterogeneous Processor

Analog Devices RadioVerse technology: Simpler wireless system design

National Instruments MIMO Technology Demonstration

Wireless Communication and RF System Design Using MATLAB and Simulink Giorgia Zucchelli Technical Marketing RF & Mixed-Signal

Embedded Linux RADAR device

A Software Defined Radio Testbed Implementation

Reconfigurable System-on-Chip Design

Spectrum Sensing Through Implementation of USRP2

All Programmable Logic. Hans-Joachim Gelke Institute of Embedded Systems. Zürcher Fachhochschule

Positioning (DiNO) DISTRIBUTION A. Approved for public release; distribution is unlimited

AIRFPGA: A SOFTWARE DEFINED RADIO PLATFORM BASED ON NETFPGA

Nutaq. PicoDigitizer 125-Series 16 or 32 Channels, 125 MSPS, FPGA-Based DAQ Solution PRODUCT SHEET. nutaq.com MONTREAL QUEBEC

RFSPACE CLOUD-IQ #CONNECTED SOFTWARE DEFINED RADIO

Lesson 7: SYSTEM-ON. SoC) AND USE OF VLSI CIRCUIT DESIGN TECHNOLOGY. Chapter-1L07: "Embedded Systems - ", Raj Kamal, Publs.: McGraw-Hill Education

LTE, WLAN, BLUETOOTHB

Running head: SOFTWARE-DEFINED RADIOS 1. Studies in Software-Defined Radio System Implementation. Harold A. Haldren, III

DAC Digital To Analog Converter

FLYPORT Wi-Fi G

Tri-Band RF Transceivers for Dynamic Spectrum Access. By Nishant Kumar and Yu-Dong Yao

Wireless Transmission of JPEG file using GNU Radio and USRP

What s on the Wire? Physical Layer Tapping with Project Daisho

Quectel Wireless Solutions Wireless Module Expert U10 UMTS Module Presentation

Modular Instrumentation Technology Overview

Xilinx 7 Series FPGA Power Benchmark Design Summary May 2015

Understanding the Effect of Uncorrelated Phase Noise on Multi-channel RF Vector Signal Generators and Analysers

HMI EMBEDDED SYSTEM DESIGN AS A FUNCTION OF TECU

Spectrum analyzer with USRP, GNU Radio and MATLAB

Achieving New Levels of Channel Density in Downstream Cable Transmitter Systems: RF DACs Deliver Smaller Size and Lower Power Consumption

Strategies in Software Defined RF and Wireless Communications Test. Srini Badri Business Development Manager National Instruments

ARM Cortex -A8 SBC with MIPI CSI Camera and Spartan -6 FPGA SBC1654

High-Performance Analog Design Tools Guide

Clocking Solutions. Wired Communications / Networking Wireless Communications Industrial Automotive Consumer Computing. ti.

Best Practises for LabVIEW FPGA Design Flow. uk.ni.com ireland.ni.com

APx4 Wireless System-on-Module 5/8/2013 1

White Paper Streaming Multichannel Uncompressed Video in the Broadcast Environment

SABRE Lite Development Kit

Summer of LabVIEW The Sunny Side of System Design

HAM FOR HACKERS TAKE BACK THE AIRWAVES. JonM DEFCON 16

SOFTWARE RADIO APPROACH FOR RE-CONFIGURABLE MULTI-STANDARD RADIOS

Modeling a GPS Receiver Using SystemC

System Design Issues in Embedded Processing

Forging a Single Agile Radio Platform for Signal Intelligence and Public Safety

RF Measurements Using a Modular Digitizer

The new frontier of the DATA acquisition using 1 and 10 Gb/s Ethernet links. Filippo Costa on behalf of the ALICE DAQ group

Introduction to PCI Express Positioning Information

LoRa FAQs. 1 of 4 Semtech. Semtech Corporation LoRa FAQ

SBC8100 Single Board Computer

DEVELOPMENT OF DEVICES AND METHODS FOR PHASE AND AC LINEARITY MEASUREMENTS IN DIGITIZERS

Easy! D3 Intelligent Camera Platform

Architekturen und Einsatz von FPGAs mit integrierten Prozessor Kernen. Hans-Joachim Gelke Institute of Embedded Systems Professur für Mikroelektronik

Model-based system-on-chip design on Altera and Xilinx platforms

Wireless Microcontrollers for Environment Management, Asset Tracking and Consumer. October 2009

AV1200 TL-PA8030P KIT. 3-Port Gigabit Passthrough Powerline Starter Kit. Highlights

Open Flow Controller and Switch Datasheet

This idea could limit unnecessary visits and help developing countries to provide healthcare remotely as well.

LTE-Advanced Carrier Aggregation Optimization

INTRODUCTION TO COMMUNICATION SYSTEMS AND TRANSMISSION MEDIA

Demystifying Wireless for Real-World Measurement Applications

ni.com/sts NI Semiconductor Test Systems

PIATTAFORME STRATOSFERICHE SIGINT

GNU Radio. An introduction. Jesper M. Kristensen Department of Electronic Systems Programmerbare digitale enheder Tuesday 6/3 2007

Soft processors for microcontroller programming education

High-Frequency Integrated Circuits

Multi-Carrier GSM with State of the Art ADC technology

Hardware and software implications of creating Bluetooth Scatternet devices

AC Wi-Fi Range Extender RE580D. Highlights

BEAGLEBONE BLACK ARCHITECTURE MADELEINE DAIGNEAU MICHELLE ADVENA

Networking Remote-Controlled Moving Image Monitoring System

Coexistence Tips the Market for Wireless System Simulation Chris Aden, MathWorks

How To Build An Ark Processor With An Nvidia Gpu And An African Processor

Rapid Prototyping of a Frequency Hopping Ad Hoc Network System

Energy Efficiency of Wireless Sensor Networks

PCI Express* Ethernet Networking

3 Software Defined Radio Technologies

HSDPA Mobile Broadband Data A Smarter Approach to UMTS Downlink Data

EMC countermeasures for High-Speed Differential Interfaces

Von der Hardware zur Software in FPGAs mit Embedded Prozessoren. Alexander Hahn Senior Field Application Engineer Lattice Semiconductor

Getting Started with Embedded System Development using MicroBlaze processor & Spartan-3A FPGAs. MicroBlaze

Design of Online Embedded Web Server for Data Acquisition System # Author

Full-Band Capture Cable Digital Tuning

Networking Virtualization Using FPGAs

Video/Cameras, High Bandwidth Data Handling on imx6 Cortex-A9 Single Board Computer

Transcription:

Ettus Research Products and Roadmap 2011 Matt Ettus <matt@ettus.com> Ettus Research September, 2011

Outline 1 2 3 4

Outline 1 2 3 4

Ettus Research founded in 2004 Acquired by National Instruments in Feb 2010 Now operating as a wholly-owned subsidiary Based in Mountain View, CA Currently 10 employees

Business Model Sell low-cost, easy to use software radio kits Build a community of users Keep a very low overhead Fit into the niche between consumer-level and test equipment level price and performance Engineering Model Use mid-sized, low-cost FPGAs Allow user to reprogram, build o of our open-source IP Leverage from, and give back to the Open Source community Rapid design turnaround, keep up with the latest chips and capabilities Use highly-integrated parts where possible Universal drivers allow use with any software stack

Outline 1 2 3 4

Goals Very low cost Interchangeable RF sections Wide bandwidth Extreme exibility MIMO-capability Create a community of user-developers Developed in parallel with GNU Radio Don't constrain what the user does

Architecture USRP Motherboard interfaces computer to analog Bus or network interface to host FPGA Dual high-speed ADCs and DACs for Quadrature signals Low speed ADCs and DACs for RSSI, gain ctrl, etc. Clock generation GPIOs, I2C, SPI Interchangeable daughterboards convert analog baseband to RF Quadrature Up/Downconverters VCO/PLL for LO LNA, PA, all ltering

Universal Hardware Driver (UHD)

UHD Works on Linux, Mac, Windows Using CMAKE for cross-platform build system Windows build with Visual Studio, Cygwin, MinGW LabVIEW, Simulink, GNU Radio, OpenBTS, and OSSIE all support UHD now Supports all of our hardware transparently Dual-license model (GPL + Other) Handles arbitrary MIMO congurations

FPGA Design Digital up- and downconverters CORDIC algorithm Decimation and Interpolation CIC and halfband lters Data formatting, packetizing, and bus interfacing Daughterboard Control Precise timing Room for user expansion

Outline 1 2 3 4

USRP1 Introduced in 2005 USB 2.0 Interface 8 MHz of RF bandwidth at 16 bits per sample Altera Cyclone I FPGA 64 MS/s 12-bit ADCs, 128 MS/s 14-bit DACs 2x2 MIMO capable $700

USRP1 Matt Ettus <matt@ettus.com> Ettus Research Products and Roadmap 2011

USRP2, N200-series Gigabit Ethernet interface 25 MHz of RF bandwidth at 16 bit samples Xilinx Spartan 3-2000 FPGA (USRP2) Xilinx Spartan 3A DSP 1800A (N200) or 3400A (N210) 100 MS/s 14-bit ADCs, 400 MS/s 16-bit DACs External 10 MHz reference and PPS input MIMO Expansion Support for in-box GPSDO $1400-$1700

USRP N210

USRP E100-series Embedded computer built-in OMAP3530 720 MHz ARM Cortex A8 with oating point SIMD extensions 520 MHz TI C64x xed-point DSP Spartan 3A DSP (-1800 on E100, -3400 on E110) High-speed bus between FPGA and OMAP Audio In/Out, HDMI video 10/100 Ethernet USB Host, USB On The Go, USB console

USRP E100

USRP Embedded Highlights Runs REAL Linux No need to choose between GPP, DSP, or FPGA processing Can develop directly on E100/E110 Develop on desktop with USRP1/2/N210, deploy (same code!) on Embedded Uses UHD Low power, no laptop Low latency with direct bus access

Embedded Usage Model Network testbeds Wireless sensor nodes Public safety nodes Picocells Low-cost SIGINT boxes

Daughterboards BasicRX and BasicTX Transformer-coupled breakout board LFRX and LFTX Dual DC-30 MHz TVRX2 Dual 50 MHz to 860 MHz receive-only DBSRX2 800 MHz to 2.4 GHz receive-only RFX (all full duplex, 50-100 mw output power) RFX900 800-1000 MHz RFX1200 1100-1400 MHz RFX1800 1500-2100 MHz RFX2400 2300-2900 MHz XCVR2450 2.4-2.5 GHz, 4.9-5.9 GHz WBX 50 MHz to 2.2 GHz, Full duplex SBX 400 MHz to 4.4 GHz, Full duplex

Outline 1 2 3 4

E1x0 revision E110 Large FPGA version available Spartan 3A-DSP 3400 like N210 Support for internal GPSDO option

B100 Modernized version of USRP1 Xilinx Spartan 3A-1400 FPGA Supports a common architecture with N2x0 and E1x0 series Supports all UHD capabilities USB 2.0 Interface 8 MHz of RF bandwidth at 16 bits per sample 64 MS/s 12-bit ADCs, 128 MS/s 14-bit DACs Flexible Clocking like E1x0 10 MHz and 1 PPS inputs Onboard TCXO September release

CBX Full duplex RF transceiver 2 GHz to 6 GHz RF coverage 50 to 100mW output power Similar architecture to WBX and SBX Coming end of 2011

WCDMA GDB Grand-daughterboard for WBX 1W (peak) ampliers All diplexers and lters for UMTS bands II, IV, V Covers all US mobile phone bands GPS band lter for GPS receive Great for making Femtocells Coming Q1 2012 European band version coming later

QR-210 4-Way Receive, 700 MHz-4 GHz 8-Way IF-input version on request Very high linearity, low noise Extremely low phase noise 50-60 MHz instantaneous BW on each antenna Virtex 5 10 GbE

Future Directions Four product areas Ultra-Low cost devices High bandwidth and dynamic range devices Embedded devices Semi-custom, SIGINT- and test-oriented