How to realize high-performance compute with Multicore DSP
|
|
- Randall Stevenson
- 8 years ago
- Views:
Transcription
1 How to realize high-performance compute with Multicore 1
2 C667x Target Applications (Non- Telecom) Mission Critical Test and Automation HPC, Imaging and Medical Video Infrastructure Infrastructure Audio Emerging Others Emerging Broadband Innovations
3 RF and Communication Applications Military & Defense Avionics Govt & Public Safety Application ISR (Intelligence/Surveillance/Reconnaissance) o SIGINT/COMINT/Signal Generators Military Communications. o SDR(JTRS)-Manpack/LMR/Fixed o Comm. Infra - VoIP/Video Gateways Satellite\Avionics Communications o Ground Receiver/Repeaters o Weather Radar FAA Civil Aviation/Govt Comm. Conventional PS TETRA/APCO/E911 o Wireless Infrastructure o Comm. Infra - VoIP/Video Gateways Emerging Broadband (OFDM/LTE/WiMAX) o Utilities/Transport/Smart Grid Key Customer Careabouts Long Term Partnership Financial Stability Strong Roadmap and R&D Floating Point Performnce Size, Weight, and Power (SWaP) I/O Bandwidth Longevity of supply (10+yrs) 3 3
4 RF and Comm. Product Requirements End Product Need Support Multiple Waveforms Common Platform for TDMA/CDMA/OFDMA Multi-channel VoIP/Video capability Support FEC and Modulation TCP/IP Networking support Requirement Needs Raw Performance in terms of MIPS/GHz/MMACS Floating Point Capable ISA to achieve precision and high GFLOPS. Large On Chip RAM Reduce accesses to slow external memory. High Speed External Memory Interface Large addressable memory Efficient DMA architecture Wireless specific accelerators and TCP/IP Offload 4
5 Imaging Product Requirements End Product Need High BW Interface RF Front End and Telecom ports Connect Multiple s on a board e.g. in ATCA Card High BW Backplane and Network Connectivity Reliability in Mission Critical Designs Low Power Design Ease of Use Requirement Needs multiple high speed interfaces PCIe,Serial RapidIO OBSAI/CPRI Interface Gigabit Ethernet etc Memory Error Correction & Checking (ECC) Efficient Low Power s Support Extended Temp ranges from -40 o C to 105 o C and others Temp Dev and Debug Tools Multicore S/W Frameworks Signal/Image Processing functions. VoIP Library Audio/Video Codecs 5
6 Introducing Keystone Architecture (C66x) The Best Combination of Performance (GHz) and Power Consumption in the Industry 16GFLOPs & 32GMACS per 1GHz C64x+ Core (Fixed pt) Next-Generation C66x Core C64x+ Lowest Power Highest Performance Core C67x Core (Floating pt) Fixed Point Floating Point NEW MultiCore C66x Fixed and Floating-point 1.25 GHz 4x C64x+ MAC (32) 4xC67x Fl pt MAC(8) 16FLOP/cy compared to 6FLOP/cy 8 Core C6678 based on C66x core delivers GHz/Core (effectively a 10GHz ) 100% Code Compatible with all C64x (fixed) & C67x (floating) Devices C67xx Similar Power Profiles as C64x Core Industry s Lowest Power FP Core High precision and wide dynamic range KEYSTONE Architecture Supported by Code Composer Studio IDE 6
7 Unmatched Performance BDTImark2000 TM Score ADI 2116x (SHARC) ADI 2126x (SHARC) ADI 213xx (SHARC) ADI TS201S (TigerSHARC) ADI TS202S/203S (TigerSHARC) Intell Pentium III Renesas SH77xx (SH-4) TMS320C67x TMS320C66xx NEC upd77050 ADI BF5xx (Blackfin) ADI TS201S(TigerSHARC) ADI TS202S/203S (TigerSHARC) Freescale MSC81xx (SC140) Freescale MSC814x (SC3400) Freescale MSC815x (SC3850) TMS320C64x+ TMS320C66xx BDTI Score for Floating Point Processors BDTI Score for Fixed Point Processors Algorithm 300MHz Gain Single Precision Floating Point FFT, 2048 pt, Radix us us* ~600% Fixed Point FFT, 2048 pt, Radix us 4.46 us* ~200% FIR Filter, 40 samples, 40 taps 0.69 us 0.34 us* ~200% Matrix Multiply 32 x us 6.16 us* ~300% Matrix Inverse 4 x us 0.13 us* ~400%
8 TI Multicore KeyStone Architecture Multicore Navigator Multicore Shared Memory Controller Network on Chip C66x, ARM Processing Cores Highest Integration Cost & Power Common Architecture Portable Software Scalable Tailored Solutions TeraNet 2 Shared Memory System Management (Debug, Clocking, Power) Application Accelerator Application Accelerator Navigator Innovative Multi-core Floating Point Development Time Tools & Debugging R&D Efficiency Quality Software Solutions & Libraries High Speed I/O HyperLink 50 The first network on chip infrastructure to unleash full multicore entitlement 8 8
9 Product Highlights: C6670 and C6678 C6670 Performance Optimized Core Next Generation C66x Core - 4 C66x 1GHz - 1.2GHz Memory Architecture - 4MB Local L2/Core (1MB per Core) - 2MB Multicore Shared Memory Communication Accelerators - TCP3e (Turbo Encode) Up to 550Mbps - TCP3d (Turbo Decode) Up to 600Mbps - FFTC 2048 FFT every 4.6µs - VCP2 for voice channel decoding C6678 Power Optimized Core Next Generation C66x Core - Up to 8 C66x 1GHz -1.25GHz - Available Options: 1, 2, 4, and 8 Core Devices Memory Architecture - 4MB Local L2/Core (512KB per Core) - 4MB Multicore Shared Memory Power Optimized Core - <10W at 1Ghz nominal temp L1 L1 DDR3-64b L2 L2 Power Management Debug Multicore Navigator L1 L1 Memory Subsystem Multicore Shared Memory Controller (MSMC) Shared Memory 2MB System Elements SysMon EDMA L2 L2 TeraNet HyperLink Communications CoProcessors 4x VCP2 2x RAC 3x FFTC Peripherals & IO SRIO x4 SGMII x2 PCIe x2 I 2 C SPI 3x TCP3d 1x TAC BCP Network CoProcessors Crypto Packet Accelerator AIF2 x6 UART L1 L2 L1 L2 DDR3-64b Multicore Navigator 8 x CorePac L1 L2 L1 L2 Power Management Debug L1 L2 L1 L2 Memory Subsystem L1 L2 L1 L2 Multicore Shared Memory Controller (MSMC) Shared Memory 4MB System Elements SysMon EDMA TeraNet HyperLink Network CoProcessors IP Interfaces SGMII Peripherals & IO SRIO x4 TSIP x2 Crypto Packet Accelerator GbE Switch PCIe x2 I 2 C SPI SGMII EMIF 16 UART 9
10 Innovation & Integration via C6678 Highlights C66x Core Next generation Fixed / Floating-Point core with clock speeds ranging from 1GHz 1.25GHz and Up to 8 core options Multicore Navigator Data transfer engine that is architected to move data between various system elements without using any CPU overhead so maximum system efficiency is achieved Memory Architecture 0.5 MB of local Memory per core; 4 MB of Shared Memory. Enhanced memory architecture through an enhanced Multicore Shared memory Controller Bottleneck free fast on- and offchip memory access including a DDR3-1333MHz (64-bit) interface L1/L2/L3 ECC Improved Debug S/W Dev and Debug Support Leveraged by CCS L1 L2 L1 L2 DDR3-64b Multicore Navigator 8 x CorePac L1 L2 L1 L2 Power Management Debug HyperLink Ultra high-speed ( up to 50 Gbaud), low latency serial interface that connects to other s and FPGAs in the systems L1 L2 L1 L2 Memory Subsystem Multicore Shared Memory Controller (MSMC) Shared Memory 4MB System Elements SysMon EDMA L1 L2 L1 L2 TeraNet HyperLink Network CoProcessors IP Interfaces SGMII Peripherals & IO SRIO x4 TSIP x2 Crypto Packet Accelerator GbE Switch PCIe x2 I 2 C SPI SGMII EMIF 16 UART Network Co- Processor and Accelerators A cost effective implementation to off-load the TCP/IP and secure networking functions from the TeraNet Switch fabric that has 2 Terabits of bandwidth which allows maximum data transfer between system components to realize full system entitlement Peripherals and I/O Interfaces High bandwidth peripherals that operate independently (NOT Shared) allowing simultaneous data transfer to prevent bottle necks - featuring: RapidIO v2.1 5Gbps with 1x, 2x and 4x support PCIe x2 2lanes, running independently of RapidIO 10
11 Competitive Analysis Value Prop against FPGA C66x Performance 320GMACS/160GFLOP Baseband on a chip. Handles multiple waveforms supporting OFDM,CDMA,TDM L1/L2/L3 Processing capability Wireless Accelerators (VCP/TCP/FFT) Software Programmability Time To Market Smaller Package (more /Board) Lower Power smaller battery, simpler cooling Low Cost - MIPs/$ Value Prop against other s C66x Fixed & Floating Point capability@1.25ghz Industry s Fastest at 10GHz On-Chip RAM up to 8MB DDR3 1600MHz, 64Bit, 8GB Address space Multiple Independent High Speed IO 4xsRIOv2.1,2xPCIe Gen II, 2xSGMII, 2xTSIP High BW FPGA connectivity 50Gbps 1/2/4/8 Core Option (Pin Compatible) L1/L2/L3 Memory ECC System Reliability Low Power per GFLOPs and GMACS Extended Temp support -40 o C to 105 o C CCS Tools + S/W Collateral 3 rd Party Network 11
12 TMDXEVM6678L EVM Singe wide AMC form factor C6678 Code Composer Studio IDE *Design *Code and Build *Debug *Analyze *Tune H/W Development Tools CCSv5 Allows designers of all experience levels to move quickly through application development ( Time Limited FREE Evaluation Versions available for download. Includes C667x Simulator EVM Kit includes BIOS 6.x, BIOS-MCSDK / LINUX-MCSDK 2.0 (NDK, PDK, LIB etc), Sample Program and Out of box demo (OOB) e.g. I/O Benchmark, Imaging Processing Pipeline and High Performance Utility Application (HUA) User Guide, Starter guide, Tech Ref Guide, App Notes etc TMDXEVM6678L EVM with XDS100 emulation - $399 TMDXEVM6678LE EVM with XDS560V2 emulation - $599 TMDXEVM6678LXE EVM with XDS560V2 emulation Encryption Enabled - $599 TMDSEMU560v2STM-UE - XDS560v2 System Trace Emulator with 128Mb System Trace buffer and Ethernet / USB support Optional PCIe adapter card to connect the C6678 EVM to a standard PCI header of a desktop.
13 TI s Multicore Hardware Ecosystem Others Standardized Boards Chassis / System PCIExpress (with Gen 2) Advanced Mezzanine (AMC) Custom ATCA Other
14 TI s Multicore Software Ecosystem Customer Application Layer 2+ Multicore Entitlement IP Network Stack Layer 1 UMTS Layer 1 LTE TI Runtime TI s Device Entitlement Libraries TI Layer 1 Libraries TI BIOS, Linux, OSE(ck)
15 Multicore Tools and Software (MC-SDK) Tools Codegen with OpenMP support Emulator/Debugger Simulator Profiler / DVT 3 rd party tools Software BIOS/Linux SDK Multicore Demonstration 6.x BIOS Platform Abstraction Basic Networking Inter core communication Application Specific Libraries Audio/Video CODECS VoIP Components WiMAX Toolkit, LTE Toolkit, Lib others.. Eclipse Code Composer Studio TM Editor/IDE Compiler Linker (Codegen) Profiler Debugger Remote Debug SoC Analyzer Third Party Plug-Ins Polycore ENEA Optima 3L Host Computer XDS 560 V2 XDS 560 Trace Customer Application Multicore Software Development Kit Demo App Multicore BIOS LIB IMGLIB Speech Codec Operating System w/ Boot Loader BIOS Demo App Multicore Linux NDK Audio Codec Multicore Entitlement Full Silicon Entitlement Platform Development Kit Target Board Demo App Multicore BIOS and Linux Linux Video Codec Inter Core Communication 15
16 KeyStone Multicore Software Libraries & Codecs Libraries Digital Signal Processing FFT Adaptive Filtering Filtering and convolution Others.. Available free from TI MATLAB Image processing Math operations Vision Analytics Image Processing Edge Detection Boundary Morphology Others.. Available free from TI Security/Cryptography AES, SHA1, 3DES Voice and Fax Line Echo Cancellation Voice Activity Detection Others Available free from TI Vision Lib (object only) 50+ royalty-free kernels: Background modeling & subtraction Object feature extraction Tracking, recognition Low-level pixel processing Codecs Voice G.711, G.722 G.723, G.729 CDMA, AMR(NB/WB), EVRC-B Others Fax T.38 Fax Modem Video H.263 H.264 MPEG2 MPEG4 VC1/WMV9 Decode Others Audio MPEG1 Layer2 AAC LC/HE AC3 2.0/5.1 Sample Rate Conversion
17 High-Performance and Multicore Processor High Value Low-Cost EVM High-Performance at the Right Power & Price Keystone Architecture Open & Affordable Tools Easy to Use Product Collateral Training Drivers & Example Code User Community Quick to Market Quick-Start Hardware Enabler Software Benchmarks & Functional Understanding Frameworks & Abstraction Generic Libraries Application Libraries
18 Getting Started More Information/Links Product Folders: Informational Wiki Page All C6000 Multicore s TMS320C6670 TMS320C6678 EVMs and Software Tools: TMS320C6678 EVM TMS320C6670 EVM AMC to PCIe Adapter Card Multicore Software Development Kit for BIOS & Linux MCSDK Wiki CCS v5 Wiki C66x Linux Wiki Signal Processing Library(LIB) Image and Video Processing Library (IMGLIB) LTE /WiMAX Toolkit Discuss with BDM Technical Support TI E2E Community (Online Support) Product Training
19 Online Video Training
20 Mission Critical Market What Customers Like about TI Undisputed #1 and SoC supplier Strong Growth for 8 years in a row, even in 2009 Higher R&D spending than revenue of most competitors KeyStone SoC Architecture secures future success Rich Product Portfolio & Strong Roadmap 2 Families with multiple devices and growing Nyquist(6670), Shannon(6678/4/2) 40nm -> 28nm Tools/Software & Compilers 3 rd Party Eco-System Multiple Design Wins Pre-Announcement Secure Supply No product discontinuation (end of life) History of delivery upon promises (Power, GHz,..) Field Experience - Completeness of system analysis, Architecture, Internal Switch,. Customer Support Business Model - Long Term relationships with key customers Actively seek and incorporate customer feedback in roadmap devices. Revenue Layer 1 Radio TI SoC Architecture Macro Pico Femto Software PHY IP Network
21 Backup Slides Product Details 21
22 C6678 (Shannon) Lightning Half-Length PCIe Card Feature Set TI TMS320C6678 (8-core) x 4 C66x Core Frequency: 1.25GHz DDR3 Memory Data Frequency: 1600MHz Data Bus Width: 64-bit Serial RapidIO Gen-2 Interface PCIe Gen-2 Interface 10/100/1000Mbps Ethernet w/ SGMII Hyperlink50 Interface 1024 MB DDR on board PLX PEX8624 PCIe Gen-2 Switch Serial RapidIO daisy-chain Ethernet daisy-chain Each device is linked to PCIe switch by x2 lanes Dual s linked by Hyperlink50 Power: Max 54Watts
23 What is Hyperlink? high-speed, low-latency, and low-pin-count communication interface Low pin count (24 pins) Point to Point Connection Interconnect -to- -to-fpga. SerDes for data transfer x1 x4 modes for Tx and Rx 12.5GBaud/lane Effectively 8b9b encoding LVCMOS sideband signals for flow control & power mgmt - errors/events/timeouts Up to 64 Memory mapped Regions each region up to 256MB * Simple packet-based transfer protocol for memory-mapped access * Read/Write to /FPGA local memory - discrete memory access of any byte aligned width up to 64bits. - burst transfer modes Write (Maximum Burst Size 256Bytes) Write Request ---> Data Packet ---> Read (Maximum Burst Size 256Bytes) Read Request ---> Read Response - Interrupt Request <--> 23
24 Universal Parallel Port (upp) What is it? Parallel bus, two independent channels (separate data buses) I/O speeds up to 75 MHz with 8-16 bit data width per channel 1 or 2 channel parallel interface operating in RX, TX or FD mode Supports Double data rate mode of operation (Bandwidth does not change/increase) Application Each channel can interface cleanly with high-speed ADCs and/or DACs with up to 16-bit data width (per channel). Useful as low cost interface with FPGAs. Can run up to 120MByte/s per channel in single channel or bi-directional mode ( 240MByte for both channels in unidirectional mode) Can also be used to interface two C6655/57 devices or to connect C6655/57 with C674x or OMAP-L13x family of devices. Other benefits Internal DMA leaves CPU EDMA free Simple protocol with few control pins (configurable: 2-4 per channel) Multiple data packing formats for 9-15 bit data widths Interleave mode (single channel only) Simple interface: IO Queued by software Throughput Estimates: Note: Max. clock of 50 MHz in (*) configuration
25 Thank You 25
KeyStone Multicore. Ecosystem
KeyStone Multicore Software Development Ecosystem Agenda Multicore Development Ecosystem Code Composer Studio (CCS) Multicore Software Development Kit (MCSDK) Third Party Software C66x Lite Evaluation
More informationDevelopment Kit (MCSDK) Training
Multicore Software Development Kit (MCSDK) Training Introduction to the MCSDK Agenda MCSDK Overview Software Architecture Evaluation Module (EVM) MCSDK Benefits MCSDK Overview MCSDK Overview Software Architecture
More informationSystem Design Issues in Embedded Processing
System Design Issues in Embedded Processing 9/16/10 Jacob Borgeson 1 Agenda What does TI do? From MCU to MPU to DSP: What are some trends? Design Challenges Tools to Help 2 TI - the complete system The
More informationSystem Considerations
System Considerations Interfacing Performance Power Size Ease-of Use Programming Interfacing Debugging Cost Device cost System cost Development cost Time to market Integration Peripherals Different Needs?
More informationZigBee Technology Overview
ZigBee Technology Overview Presented by Silicon Laboratories Shaoxian Luo 1 EM351 & EM357 introduction EM358x Family introduction 2 EM351 & EM357 3 Ember ZigBee Platform Complete, ready for certification
More information7a. System-on-chip design and prototyping platforms
7a. System-on-chip design and prototyping platforms Labros Bisdounis, Ph.D. Department of Computer and Communication Engineering 1 What is System-on-Chip (SoC)? System-on-chip is an integrated circuit
More informationHigh-Speed SERDES Interfaces In High Value FPGAs
High-Speed SERDES Interfaces In High Value FPGAs February 2009 Lattice Semiconductor 5555 Northeast Moore Ct. Hillsboro, Oregon 97124 USA Telephone: (503) 268-8000 www.latticesemi.com 1 High-Speed SERDES
More informationA New, High-Performance, Low-Power, Floating-Point Embedded Processor for Scientific Computing and DSP Applications
1 A New, High-Performance, Low-Power, Floating-Point Embedded Processor for Scientific Computing and DSP Applications Simon McIntosh-Smith Director of Architecture 2 Multi-Threaded Array Processing Architecture
More informationPCI Express IO Virtualization Overview
Ron Emerick, Oracle Corporation Author: Ron Emerick, Oracle Corporation SNIA Legal Notice The material contained in this tutorial is copyrighted by the SNIA unless otherwise noted. Member companies and
More informationPCI Express Impact on Storage Architectures and Future Data Centers. Ron Emerick, Oracle Corporation
PCI Express Impact on Storage Architectures and Future Data Centers Ron Emerick, Oracle Corporation SNIA Legal Notice The material contained in this tutorial is copyrighted by the SNIA. Member companies
More informationQorIQ T4 Family of Processors. Our highest performance processor family. freescale.com
of Processors Our highest performance processor family freescale.com Application Brochure QorIQ Communications Platform: Scalable Processing Performance Overview The QorIQ communications processors portfolio
More informationIP Phone Solutions TNETV1050/1055
R E A L W O R L D S I G N A L P R O C E S S I N G Product Bulletin IP Phone Solutions TNETV1050/1055 Texas Instruments TNETV1050/1055 IP Phone Solutions are composed of an integrated silicon platform,
More informationAll Programmable Logic. Hans-Joachim Gelke Institute of Embedded Systems. Zürcher Fachhochschule
All Programmable Logic Hans-Joachim Gelke Institute of Embedded Systems Institute of Embedded Systems 31 Assistants 10 Professors 7 Technical Employees 2 Secretaries www.ines.zhaw.ch Research: Education:
More informationARM Cortex -A8 SBC with MIPI CSI Camera and Spartan -6 FPGA SBC1654
ARM Cortex -A8 SBC with MIPI CSI Camera and Spartan -6 FPGA SBC1654 Features ARM Cortex-A8 processor, 800MHz Xilinx Spartan-6 FPGA expands vision processing capabilities Dual MIPI CSI-2 CMOS camera ports,
More informationDigitale Signalverarbeitung mit FPGA (DSF) Soft Core Prozessor NIOS II Stand Mai 2007. Jens Onno Krah
(DSF) Soft Core Prozessor NIOS II Stand Mai 2007 Jens Onno Krah Cologne University of Applied Sciences www.fh-koeln.de jens_onno.krah@fh-koeln.de NIOS II 1 1 What is Nios II? Altera s Second Generation
More informationPCI Express* Ethernet Networking
White Paper Intel PRO Network Adapters Network Performance Network Connectivity Express* Ethernet Networking Express*, a new third-generation input/output (I/O) standard, allows enhanced Ethernet network
More informationPCI Express and Storage. Ron Emerick, Sun Microsystems
Ron Emerick, Sun Microsystems SNIA Legal Notice The material contained in this tutorial is copyrighted by the SNIA. Member companies and individuals may use this material in presentations and literature
More informationEDUCATION. PCI Express, InfiniBand and Storage Ron Emerick, Sun Microsystems Paul Millard, Xyratex Corporation
PCI Express, InfiniBand and Storage Ron Emerick, Sun Microsystems Paul Millard, Xyratex Corporation SNIA Legal Notice The material contained in this tutorial is copyrighted by the SNIA. Member companies
More informationPCI Express Impact on Storage Architectures. Ron Emerick, Sun Microsystems
PCI Express Impact on Storage Architectures Ron Emerick, Sun Microsystems SNIA Legal Notice The material contained in this tutorial is copyrighted by the SNIA. Member companies and individual members may
More informationStandardization with ARM on COM Qseven. Zeljko Loncaric, Marketing engineer congatec
Standardization with ARM on COM Qseven Zeljko Loncaric, Marketing engineer congatec overview COM concept and ARM positioning ARM vendor and standard decision Freescale ARM COM on Qseven conga-qmx6 mulitmedia
More informationKeyStone Training. Multicore Navigator Overview. Overview Agenda
KeyStone Training Multicore Navigator Overview What is Navigator? Overview Agenda Definition Architecture Queue Manager Sub System (QMSS) Packet DMA (PKTDMA) Descriptors and Queuing What can Navigator
More informationIntel PCI and PCI Express*
Intel PCI and PCI Express* PCI Express* keeps in step with an evolving industry The technology vision for PCI and PCI Express* From the first Peripheral Component Interconnect (PCI) specification through
More informationXMC Modules. XMC-6260-CC 10-Gigabit Ethernet Interface Module with Dual XAUI Ports. Description. Key Features & Benefits
XMC-6260-CC 10-Gigabit Interface Module with Dual XAUI Ports XMC module with TCP/IP offload engine ASIC Dual XAUI 10GBASE-KX4 ports PCIe x8 Gen2 Description Acromag s XMC-6260-CC provides a 10-gigabit
More informationProduct Brief. R7A-200 Processor Card. Rev 1.0
Product Brief R7A-200 Processor Card Rev 1.0 Order Codes for Default Configuration: 900-015-601 900-017-601 R7A-200 Broadcom XLR732 atca Processor/Switch Board with dual 1.0Ghz CPU's, 8GB DDR2 per XLR,
More informationHigh Performance or Cycle Accuracy?
CHIP DESIGN High Performance or Cycle Accuracy? You can have both! Bill Neifert, Carbon Design Systems Rob Kaye, ARM ATC-100 AGENDA Modelling 101 & Programmer s View (PV) Models Cycle Accurate Models Bringing
More informationFPGA Acceleration using OpenCL & PCIe Accelerators MEW 25
FPGA Acceleration using OpenCL & PCIe Accelerators MEW 25 December 2014 FPGAs in the news» Catapult» Accelerate BING» 2x search acceleration:» ½ the number of servers»
More informationVon der Hardware zur Software in FPGAs mit Embedded Prozessoren. Alexander Hahn Senior Field Application Engineer Lattice Semiconductor
Von der Hardware zur Software in FPGAs mit Embedded Prozessoren Alexander Hahn Senior Field Application Engineer Lattice Semiconductor AGENDA Overview Mico32 Embedded Processor Development Tool Chain HW/SW
More informationLesson 7: SYSTEM-ON. SoC) AND USE OF VLSI CIRCUIT DESIGN TECHNOLOGY. Chapter-1L07: "Embedded Systems - ", Raj Kamal, Publs.: McGraw-Hill Education
Lesson 7: SYSTEM-ON ON-CHIP (SoC( SoC) AND USE OF VLSI CIRCUIT DESIGN TECHNOLOGY 1 VLSI chip Integration of high-level components Possess gate-level sophistication in circuits above that of the counter,
More information[Download Tech Notes TN-11, TN-18 and TN-25 for more information on D-TA s Record & Playback solution] SENSOR PROCESSING FOR DEMANDING APPLICATIONS 29
is an extremely scalable and ultra-fast 10 Gigabit record and playback system. It is designed to work with D-TA sensor signal acquisition products that are 10 Gigabit (10GbE) network attached. The can
More informationKalray MPPA Massively Parallel Processing Array
Kalray MPPA Massively Parallel Processing Array Next-Generation Accelerated Computing February 2015 2015 Kalray, Inc. All Rights Reserved February 2015 1 Accelerated Computing 2015 Kalray, Inc. All Rights
More informationTexas Instruments TMS320C6678 (Shannon) DSP Training
Texas Instruments TMS320C6678 (Shannon) Training Brighton Feng November, 2010 Outline C6678 Overview Multi-core programming Interconnection and resource sharing Peripherals overview DDR-3 64b L2 Memory
More informationHigh-Performance, Highly Secure Networking for Industrial and IoT Applications
High-Performance, Highly Secure Networking for Industrial and IoT Applications Table of Contents 2 Introduction 2 Communication Accelerators 3 Enterprise Network Lineage Features 5 Example applications
More informationPCI Express Impact on Storage Architectures and Future Data Centers. Ron Emerick, Oracle Corporation
PCI Express Impact on Storage Architectures and Future Data Centers Ron Emerick, Oracle Corporation SNIA Legal Notice The material contained in this tutorial is copyrighted by the SNIA. Member companies
More informationOpenPOWER Outlook AXEL KOEHLER SR. SOLUTION ARCHITECT HPC
OpenPOWER Outlook AXEL KOEHLER SR. SOLUTION ARCHITECT HPC Driving industry innovation The goal of the OpenPOWER Foundation is to create an open ecosystem, using the POWER Architecture to share expertise,
More informationLinux. Reverse Debugging. Target Communication Framework. Nexus. Intel Trace Hub GDB. PIL Simulation CONTENTS
Android NEWS 2016 AUTOSAR Linux Windows 10 Reverse ging Target Communication Framework ARM CoreSight Requirements Analysis Nexus Timing Tools Intel Trace Hub GDB Unit Testing PIL Simulation Infineon MCDS
More informationChapter 13. PIC Family Microcontroller
Chapter 13 PIC Family Microcontroller Lesson 01 PIC Characteristics and Examples PIC microcontroller characteristics Power-on reset Brown out reset Simplified instruction set High speed execution Up to
More informationNotes and terms of conditions. Vendor shall note the following terms and conditions/ information before they submit their quote.
Specifications for ARINC 653 compliant RTOS & Development Environment Notes and terms of conditions Vendor shall note the following terms and conditions/ information before they submit their quote. 1.
More informationIntroduction to the Latest Tensilica Baseband Solutions
Introduction to the Latest Tensilica Baseband Solutions Dr. Chris Rowen Founder and Chief Technology Officer Tensilica Inc. Outline The Mobile Wireless Challenge Multi-standard Baseband Tensilica Fits
More informationComputer Systems Structure Input/Output
Computer Systems Structure Input/Output Peripherals Computer Central Processing Unit Main Memory Computer Systems Interconnection Communication lines Input Output Ward 1 Ward 2 Examples of I/O Devices
More informationNetwork connectivity controllers
Network connectivity controllers High performance connectivity solutions Factory Automation The hostile environment of many factories can have a significant impact on the life expectancy of PCs, and industrially
More informationGoing Linux on Massive Multicore
Embedded Linux Conference Europe 2013 Going Linux on Massive Multicore Marta Rybczyńska 24th October, 2013 Agenda Architecture Linux Port Core Peripherals Debugging Summary and Future Plans 2 Agenda Architecture
More informationFigure 1.Block diagram of inventory management system using Proximity sensors.
Volume 1, Special Issue, March 2015 Impact Factor: 1036, Science Central Value: 2654 Inventory Management System Using Proximity ensors 1)Jyoti KMuluk 2)Pallavi H Shinde3) Shashank VShinde 4)Prof VRYadav
More informationVPX Implementation Serves Shipboard Search and Track Needs
VPX Implementation Serves Shipboard Search and Track Needs By: Thierry Wastiaux, Senior Vice President Interface Concept Defending against anti-ship missiles is a problem for which high-performance computing
More informationThe new frontier of the DATA acquisition using 1 and 10 Gb/s Ethernet links. Filippo Costa on behalf of the ALICE DAQ group
The new frontier of the DATA acquisition using 1 and 10 Gb/s Ethernet links Filippo Costa on behalf of the ALICE DAQ group DATE software 2 DATE (ALICE Data Acquisition and Test Environment) ALICE is a
More informationWiSER: Dynamic Spectrum Access Platform and Infrastructure
WiSER: Dynamic Spectrum Access Platform and Infrastructure I. Seskar, D. Grunwald, K. Le, P. Maddala, D. Sicker, D. Raychaudhuri Rutgers, The State University of New Jersey University of Colorado, Boulder
More informationSTM32 F-2 series High-performance Cortex-M3 MCUs
STM32 F-2 series High-performance Cortex-M3 MCUs STMicroelectronics 32-bit microcontrollers, 120 MHz/150 DMIPS with ART Accelerator TM and advanced peripherals www.st.com/mcu STM32 F-2 series The STM32
More informationA Scalable VISC Processor Platform for Modern Client and Cloud Workloads
A Scalable VISC Processor Platform for Modern Client and Cloud Workloads Mohammad Abdallah Founder, President and CTO Soft Machines Linley Processor Conference October 7, 2015 Agenda Soft Machines Background
More informationFreescale Semiconductor, I
nc. Application Note 6/2002 8-Bit Software Development Kit By Jiri Ryba Introduction 8-Bit SDK Overview This application note describes the features and advantages of the 8-bit SDK (software development
More informationARM Processors for Computer-On-Modules. Christian Eder Marketing Manager congatec AG
ARM Processors for Computer-On-Modules Christian Eder Marketing Manager congatec AG COM Positioning Proprietary Modules Qseven COM Express Proprietary Modules Small Module Powerful Module No standard feature
More informationEmbedded Development Tools
Embedded Development Tools Software Development Tools by ARM ARM tools enable developers to get the best from their ARM technology-based systems. Whether implementing an ARM processor-based SoC, writing
More informationRouter Architectures
Router Architectures An overview of router architectures. Introduction What is a Packet Switch? Basic Architectural Components Some Example Packet Switches The Evolution of IP Routers 2 1 Router Components
More informationCut Network Security Cost in Half Using the Intel EP80579 Integrated Processor for entry-to mid-level VPN
Cut Network Security Cost in Half Using the Intel EP80579 Integrated Processor for entry-to mid-level VPN By Paul Stevens, Advantech Network security has become a concern not only for large businesses,
More informationLow power consumption and a competitive price tag make the six-core TMS320C6472 ideal for high-performance applications
W H I T E P A P E R Introduction Multicore processors have earned a reputation for high performance. Many design engineers assume that raising the performance bar also boosts power consumption and price.
More informationIntel DPDK Boosts Server Appliance Performance White Paper
Intel DPDK Boosts Server Appliance Performance Intel DPDK Boosts Server Appliance Performance Introduction As network speeds increase to 40G and above, both in the enterprise and data center, the bottlenecks
More informationWhat is LOG Storm and what is it useful for?
What is LOG Storm and what is it useful for? LOG Storm is a high-speed digital data logger used for recording and analyzing the activity from embedded electronic systems digital bus and data lines. It
More informationPCIe Over Cable Provides Greater Performance for Less Cost for High Performance Computing (HPC) Clusters. from One Stop Systems (OSS)
PCIe Over Cable Provides Greater Performance for Less Cost for High Performance Computing (HPC) Clusters from One Stop Systems (OSS) PCIe Over Cable PCIe provides greater performance 8 7 6 5 GBytes/s 4
More informationPCI Express Impact on Storage Architectures and Future Data Centers
PCI Express Impact on Storage Architectures and Future Data Centers Ron Emerick, Oracle Corporation Author: Ron Emerick, Oracle Corporation SNIA Legal Notice The material contained in this tutorial is
More informationClocking Solutions. Wired Communications / Networking Wireless Communications Industrial Automotive Consumer Computing. ti.
ing Solutions Wired Communications / Networking Wireless Communications Industrial Automotive Consumer Computing ti.com/clocks 2014 Accelerate Time-to-Market with Easy-to-Use ing Solutions Texas Instruments
More informationPCI Express High Speed Networks. Complete Solution for High Speed Networking
PCI Express High Speed Networks Complete Solution for High Speed Networking Ultra Low Latency Ultra High Throughput Maximizing application performance is a combination of processing, communication, and
More informationOPTIMIZE DMA CONFIGURATION IN ENCRYPTION USE CASE. Guillène Ribière, CEO, System Architect
OPTIMIZE DMA CONFIGURATION IN ENCRYPTION USE CASE Guillène Ribière, CEO, System Architect Problem Statement Low Performances on Hardware Accelerated Encryption: Max Measured 10MBps Expectations: 90 MBps
More informationWireless Microcontrollers for Environment Management, Asset Tracking and Consumer. October 2009
Wireless Microcontrollers for Environment Management, Asset Tracking and Consumer October 2009 Jennic highlights Jennic is a fabless semiconductor company providing Wireless Microcontrollers to high-growth
More informationEasy H.264 video streaming with Freescale's i.mx27 and Linux
Libre Software Meeting 2009 Easy H.264 video streaming with Freescale's i.mx27 and Linux July 8th 2009 LSM, Nantes: Easy H.264 video streaming with i.mx27 and Linux 1 Presentation plan 1) i.mx27 & H.264
More informationStrategies in Software Defined RF and Wireless Communications Test. Srini Badri Business Development Manager National Instruments
Strategies in Software Defined RF and Wireless Communications Test Srini Badri Business Development Manager National Instruments Wireless Technology Driving Applications Emergence of the Smart Phone Growth
More informationIntroduction to PCI Express Positioning Information
Introduction to PCI Express Positioning Information Main PCI Express is the latest development in PCI to support adapters and devices. The technology is aimed at multiple market segments, meaning that
More informationWelcome to Pericom s PCIe and USB3 ReDriver/Repeater Product Training Module.
Welcome to Pericom s PCIe and USB3 ReDriver/Repeater Product Training Module. 1 Pericom has been a leader in providing Signal Integrity Solutions since 2005, with over 60 million units shipped Platforms
More informationXeon+FPGA Platform for the Data Center
Xeon+FPGA Platform for the Data Center ISCA/CARL 2015 PK Gupta, Director of Cloud Platform Technology, DCG/CPG Overview Data Center and Workloads Xeon+FPGA Accelerator Platform Applications and Eco-system
More informationIntegrating PCI Express into the PXI Backplane
Integrating PCI Express into the PXI Backplane PCI Express Overview Serial interconnect at 2.5 Gbits/s PCI transactions are packetized and then serialized Low-voltage differential signaling, point-to-point,
More informationData Center and Cloud Computing Market Landscape and Challenges
Data Center and Cloud Computing Market Landscape and Challenges Manoj Roge, Director Wired & Data Center Solutions Xilinx Inc. #OpenPOWERSummit 1 Outline Data Center Trends Technology Challenges Solution
More informationSBC8100 Single Board Computer
SBC8100 Single Board Computer TI OMAP3530 Processor based on 600MHz ARM Cortex-A8 core (for SBC8100) TI DM3730 Processor based on 1GHz ARM Cortex-A8 core (for SBC8100 Plus) Flexible Design with a Tiny
More informationI3: Maximizing Packet Capture Performance. Andrew Brown
I3: Maximizing Packet Capture Performance Andrew Brown Agenda Why do captures drop packets, how can you tell? Software considerations Hardware considerations Potential hardware improvements Test configurations/parameters
More informationGetting Started with the Xilinx Zynq- 7000 All Programmable SoC Mini-ITX Development Kit
Getting Started with the Xilinx Zynq- 7000 All Programmable SoC Mini-ITX Development Kit Table of Contents ABOUT THIS GUIDE... 3 ADDITIONAL DOCUMENTATION... 3 ADDITIONAL SUPPORT RESOURCES... 3 INTRODUCTION...
More informationHANIC 100G: Hardware accelerator for 100 Gbps network traffic monitoring
CESNET Technical Report 2/2014 HANIC 100G: Hardware accelerator for 100 Gbps network traffic monitoring VIKTOR PUš, LUKÁš KEKELY, MARTIN ŠPINLER, VÁCLAV HUMMEL, JAN PALIČKA Received 3. 10. 2014 Abstract
More informationA Scalable Large Format Display Based on Zero Client Processor
International Journal of Electrical and Computer Engineering (IJECE) Vol. 5, No. 4, August 2015, pp. 714~719 ISSN: 2088-8708 714 A Scalable Large Format Display Based on Zero Client Processor Sang Don
More informationCopyright 2013, Oracle and/or its affiliates. All rights reserved.
1 Oracle SPARC Server for Enterprise Computing Dr. Heiner Bauch Senior Account Architect 19. April 2013 2 The following is intended to outline our general product direction. It is intended for information
More informationModular Instrumentation Technology Overview
Modular Instrumentation Technology Overview Outline Overview of the PXI Platform PCI & PXI Express The Future of RF Leveraging Modular Instrumentation Mixed signal test Streaming RF Streaming Demo Summary
More informationSystem-on-a-Chip with Security Modules for Network Home Electric Appliances
System-on-a-Chip with Security Modules for Network Home Electric Appliances V Hiroyuki Fujiyama (Manuscript received November 29, 2005) Home electric appliances connected to the Internet and other networks
More informationADVANCED PROCESSOR ARCHITECTURES AND MEMORY ORGANISATION Lesson-12: ARM
ADVANCED PROCESSOR ARCHITECTURES AND MEMORY ORGANISATION Lesson-12: ARM 1 The ARM architecture processors popular in Mobile phone systems 2 ARM Features ARM has 32-bit architecture but supports 16 bit
More informationArchitekturen und Einsatz von FPGAs mit integrierten Prozessor Kernen. Hans-Joachim Gelke Institute of Embedded Systems Professur für Mikroelektronik
Architekturen und Einsatz von FPGAs mit integrierten Prozessor Kernen Hans-Joachim Gelke Institute of Embedded Systems Professur für Mikroelektronik Contents Überblick: Aufbau moderner FPGA Einblick: Eigenschaften
More informationSockets vs. RDMA Interface over 10-Gigabit Networks: An In-depth Analysis of the Memory Traffic Bottleneck
Sockets vs. RDMA Interface over 1-Gigabit Networks: An In-depth Analysis of the Memory Traffic Bottleneck Pavan Balaji Hemal V. Shah D. K. Panda Network Based Computing Lab Computer Science and Engineering
More informationAppliedMicro Trusted Management Module
AppliedMicro Trusted Management Module Majid Bemanian, Sr. Director of Marketing, Applied Micro Processor Business Unit July 12, 2011 Celebrating 20 th Anniversary of Power Architecture 1 AppliedMicro
More informationBest Practises for LabVIEW FPGA Design Flow. uk.ni.com ireland.ni.com
Best Practises for LabVIEW FPGA Design Flow 1 Agenda Overall Application Design Flow Host, Real-Time and FPGA LabVIEW FPGA Architecture Development FPGA Design Flow Common FPGA Architectures Testing and
More informationWiLink 8 Solutions. Coexistence Solution Highlights. Oct 2013
WiLink 8 Solutions Coexistence Solution Highlights Oct 2013 1 Products on market with TI connectivity 2004 2007 2009-11 2013 Use cases: BT voice, WLAN data Features: TDM based operation Strict protection
More informationAtmel Norway 2005. XMEGA Introduction
Atmel Norway 005 XMEGA Introduction XMEGA XMEGA targets Leadership on Peripheral Performance Leadership in Low Power Consumption Extending AVR market reach XMEGA AVR family 44-100 pin packages 16K 51K
More informationQuectel Wireless Solutions Wireless Module Expert U10 UMTS Module Presentation
Quectel Wireless Solutions Wireless Module Expert U10 UMTS Module Presentation 2012-1 Contents General Description Target Applications Highlights Hardware Architecture Software Advantage Enhanced AT Commands
More informationOpenSPARC T1 Processor
OpenSPARC T1 Processor The OpenSPARC T1 processor is the first chip multiprocessor that fully implements the Sun Throughput Computing Initiative. Each of the eight SPARC processor cores has full hardware
More informationWhite Paper Streaming Multichannel Uncompressed Video in the Broadcast Environment
White Paper Multichannel Uncompressed in the Broadcast Environment Designing video equipment for streaming multiple uncompressed video signals is a new challenge, especially with the demand for high-definition
More informationPCI Express Overview. And, by the way, they need to do it in less time.
PCI Express Overview Introduction This paper is intended to introduce design engineers, system architects and business managers to the PCI Express protocol and how this interconnect technology fits into
More informationLLRF. Digital RF Stabilization System
LLRF Digital RF Stabilization System Many instruments. Many people. Working together. Stability means knowing your machine has innovative solutions. For users, stability means a machine achieving its full
More informationIncreasing Performance in Network Storage with Multi-Processors and High-Speed I/O
WHITE PAPER BCM1250 Increasing Performance in Network Storage with Multi-Processors and High-Speed I/O 1250-WP100-R 16215 Alton Parkway P.O. Box 57013 Irvine, California 92619-7013 Phone: 949-450-8700
More information» Application Story «PCI Express Fabric breakthrough
» Application Story «PCI Express Fabric breakthrough Up to 4.4 GB per second TCP/IP communication VPX based multi-processor applications with PCI Express and VxFabric Recently Kontron and PLX announced
More informationUsing PCI Express Technology in High-Performance Computing Clusters
Using Technology in High-Performance Computing Clusters Peripheral Component Interconnect (PCI) Express is a scalable, standards-based, high-bandwidth I/O interconnect technology. Dell HPC clusters use
More informationLab Manual. TMS320TCI66x. Keystone Multicore Workshop. Texas Instruments Incorporated 20450 Century Boulevard Germantown, MD 20874 USA
TMS320TCI66x Keystone Multicore Workshop Lab Manual Publication Number: SPRP820 Publication Date: April 2014 Texas Instruments Incorporated 20450 Century Boulevard Germantown, MD 20874 USA Copyright and
More informationSuperSpeed USB Host: Jeff Ravencraft, USB-IF president and chairman
SuperSpeed USB Host: Jeff Ravencraft, USB-IF president and chairman Agenda Introduction & technology overview Jeff Ravencraft Microsoft Corporation Fred Bhesania NEC Electronics Corporation Yoshiyuki Tomoda
More informationVideo/Cameras, High Bandwidth Data Handling on imx6 Cortex-A9 Single Board Computer
Video/Cameras, High Bandwidth Data Handling on imx6 Cortex-A9 Single Board Computer The SBC4661 is a powerful 1 GHz Quad Core Cortex-A9 with multiple video ports, quad USB3.0 and dual GigE Ethernet. Using
More informationARM Processors and the Internet of Things. Joseph Yiu Senior Embedded Technology Specialist, ARM
ARM Processors and the Internet of Things Joseph Yiu Senior Embedded Technology Specialist, ARM 1 Internet of Things is a very Diverse Market Human interface Location aware MEMS sensors Smart homes Security,
More informationSBC8600B Single Board Computer
SBC8600B Single Board Computer 720MHz TI s Sitara AM3359 ARM Cortex-A8 Microprocessor Onboard 512MByte DDR3 SDRAM and 512MByte NAND Flash UARTs, 2*USB Host and 1*OTG, 2*Ethernet, CAN, RS485, LCD/TSP, Audio,
More informationPEX 8748, PCI Express Gen 3 Switch, 48 Lanes, 12 Ports
, PCI Express Gen 3 Switch, 48 Lanes, 12 Ports Highlights General Features o 48-lane, 12-port PCIe Gen 3 switch - Integrate d 8.0 GT/s SerDes o 27 x 27mm 2, 676-pin BGA package o Typical Power: 8.0 Watts
More informationOpen Flow Controller and Switch Datasheet
Open Flow Controller and Switch Datasheet California State University Chico Alan Braithwaite Spring 2013 Block Diagram Figure 1. High Level Block Diagram The project will consist of a network development
More informationUSB 3.0 Connectivity using the Cypress EZ-USB FX3 Controller
USB 3.0 Connectivity using the Cypress EZ-USB FX3 Controller PLC2 FPGA Days June 20, 2012 Stuttgart Martin Heimlicher FPGA Solution Center Content Enclustra Company Profile USB 3.0 Overview What is new?
More informationAN FPGA FRAMEWORK SUPPORTING SOFTWARE PROGRAMMABLE RECONFIGURATION AND RAPID DEVELOPMENT OF SDR APPLICATIONS
AN FPGA FRAMEWORK SUPPORTING SOFTWARE PROGRAMMABLE RECONFIGURATION AND RAPID DEVELOPMENT OF SDR APPLICATIONS David Rupe (BittWare, Concord, NH, USA; drupe@bittware.com) ABSTRACT The role of FPGAs in Software
More information