UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences

Save this PDF as:
 WORD  PNG  TXT  JPG

Size: px
Start display at page:

Download "UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences"

Transcription

1 UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences Jan M. Rabaey Homework #1: Circuit Simulation EECS 141 Due Friday, January 30, 5pm, box in 240 Cory 1. Objective The objective of this session is to give initial exposure to the software environment that will be used in this course throughout the semester. CADENCE will be used to execute some of the procedures that are necessary in many lab and homework assignments, in addition to your project, during the course. 2. Tasks a. Make sure your account is correctly setup and that you can log in to the Linux instructional workstations located in 353 Cory Hall. Naming convention of these workstations is CORY353-xL, where x is an even number between 2 and 24. There are therefore total of 12 such workstations: CORY353-2L, CORY353-4L, CORY353-6L,, CORY353-24L. Information on how to get an instructional account (if you don t have one yet) and on how to setup CADENCE on your instructional account for EE 141 can be found under b. Setup and start CADENCE Once you logged on to one of the instructional servers create your EE141 setup by typing > /share/b/bin/cadence-linux-setup.csh You will then be asked to provide a name for the working directory (default is ee141) After the installation is done change to your working directory and start CADENCE by typing > /share/b/bin/icfb2 & If you did everything correctly an icfb Log and a Library Manager window will pop up. (Make sure you are running Exceed if you are working from a PC) c. Using the Library Manager create a working library and attach it to the 90 nm technology file > File New Library Library Name e.g.: HW1 ( ok) Attach to an existing techfile

2 Technology Library: gpdk090 d. Create a schematic view of an inverter Library Manager: > File New Cell View Make sure you chose the correct library (your working library) and specify the name of your schematic (e.g. inv) in the Create New File window popping up. The view name has to be schematic which automatically implies the Composer Schematic as tool of choice. After confirming your choice a Virtouso Schematic Editor opens and you can start designing your inverter. If you are not familiar with CADENCE you might want to take a look at one of the numerous tutorials available online (e.g. from the Worcester Polytechnic Institute or just search for tutorial cadence) and/or come to the discussions. Use the nmos1v and pmos1v from the gpdk090 library (category: Mos) and the GND and VDD symbols from the basic library (category: Supplies) for the supply connections. Keep the NMOS as minimum width and make the PMOS twice as wide and connect the bulk terminals of the NMOS and the PMOS to gnd and VDD respectively. Finally, attach an input and an output pin such that your schematic looks like in Figure 1. Figure 1: Schematic of Inverter

3 e. Create a symbol of the inverter and setup a simulation schematic. Create a symbol of the inverter by using > Design Create Cellview From Cellview in the schematic editor and edit it such that it looks like an inverter (similar to Figure 2) Figure 2: Symbol of Inverter Create another schematic view for the simulation (name it e.g. inv_sim) using the Library Manager. Next you will build an inverter chain to emulate realistic loading and simulate the delay of a single inverter. To do that start by inserting two of the inverters you just created and connect the output of the first to the input of the second. Hook up a vpulse source from the analoglib (Sources Independent) to the input of the first inverter and apply a 1 V, 500 MHz input signal through it (use 10 ps rise and fall time and add a delay of your choice to the signal). Insert a vdc source and apply a 1 V supply voltage by hooking the source up to the same VDD and gnd connectors you used when creating the schematic view of the inverter. Next, connect the inputs of 4 additional inverters to the output of the second inverter and assign names to the input and the output nets of the second inverter (e.g. In and Out). Each output of the 4 additional inverters has then to be connected to 4 more inverters. A convenient way of connecting multiple identical devices in parallel in CADENCE is to indicate multiple devices by adding <1:n> (n = 4 if you want to connect 4 devices in parallel) to the instance name of a device as shown in Figure 3. Continue by terminating the outputs of the 16 new inverters with a 2fF capacitor each (you can use capacitors from the analoglib). You can connect one capacitor to each inverter by placing one inverter and apply the same trick as described above to create multiple parallel capacitors (as long as you use the same n for both, the inverters and capacitors). When doing so you only need to draw a single wire to connect the inverters and the capacitors, the software

4 will take care of the rest. The final thing that needs to be done before you can start simulating is to add 3 inverters each terminated by a 2fF capacitor as well to the output of the first inverter. After you are done the schematic should look similar to the one in Figure 4. Figure 3: Connecting Multiple Identical Devices in Parallel

5 Figure 4: Schematic for Simulation (Inverter for which you are supposed to simulate the delay highlighted by the red ellipse) f. Simulating the Inverter Delay Open the simulator form from the schematic editor (Tools Analog Environment) and perform a transient simulation. Determine the delay from the input to the output of the second inverter (highlighted in Figure 4) at the time when the input and the output of that inverter cross 50% of their maximum values. Do that for both, falling and rising signal edges at the inverter input. Note that the waveform viewer might actually look a bit different than in a lot of tutorials you find, since we are using a newer version of cadence. However, it should not be a big problem for you to analyze your simulation using the newer tool. g. Simulating the voltage-transfer characteristic (VTC) of the inverter Next, simulate the voltage-transfer characteristic of the first inverter (the one connected to the vpulse source). This can be done by utilizing the DC simulation. (choose Analysis DC in the Analog Design Environment window) Check the dc analysis and chose

6 component parameter. Select your input pulse source as your component by clicking at the Select Component button and clicking on the input source in the schematic. A window asking which parameter you want to vary pops up and you simply choose the dc voltage, since you are interested in the behavior of the inverter for different dc input voltages. Choose 0 V to 1 V (GND to VDD) as sweep range and enable the dc simulation. Figure 5 shows the setup for the DC simulation Figure 5. Setup of DC Simulation to Simulate the Voltage-Transfer Characteristic After running the simulating you should be able to plot the voltage-transfer characteristic of the first inverter. 3. Deliverables The following has to be included in your written report: A printout of the inverter and the simulation schematic Plot of the transient response of the inverter Values for the inverter delay for falling and rising signal edges at the input Plot of the voltage-transfer characteristic of the inverter

Cadence Tutorial A: Schematic Entry and Functional Simulation Created for the MSU VLSI program by Professor A. Mason and the AMSaC lab group.

Cadence Tutorial A: Schematic Entry and Functional Simulation Created for the MSU VLSI program by Professor A. Mason and the AMSaC lab group. Cadence Tutorial A: Schematic Entry and Functional Simulation Created for the MSU VLSI program by Professor A. Mason and the AMSaC lab group. Revision Notes: July 2004 Created tutorial for analog simulation

More information

Document Contents Introduction Layout Extraction with Parasitic Capacitances Timing Analysis DC Analysis

Document Contents Introduction Layout Extraction with Parasitic Capacitances Timing Analysis DC Analysis Cadence Tutorial C: Simulating DC and Timing Characteristics Created for the MSU VLSI program by Professor A. Mason and the AMSaC lab group Last updated by Waqar A Qureshi FS08 (convert to spectre simulator)

More information

CADENCE LAYOUT TUTORIAL

CADENCE LAYOUT TUTORIAL CADENCE LAYOUT TUTORIAL Creating Layout of an inverter from a Schematic: Open the existing Schematic Page 1 From the schematic editor window Tools >Design Synthesis >Layout XL A window for startup Options

More information

Cadence Tutorial Colin Weltin-Wu

Cadence Tutorial Colin Weltin-Wu Cadence Tutorial Colin Weltin-Wu Step 1 Before anything you need to modify your.bash_profile file in you root directory. Open the file ~/.bash_profile in your favorite editor, and it should look something

More information

Document Contents Introduction Layout Extraction with Parasitic Capacitances Timing Analysis DC Analysis

Document Contents Introduction Layout Extraction with Parasitic Capacitances Timing Analysis DC Analysis Cadence Tutorial C: Simulating DC and Timing Characteristics Created for the MSU VLSI program by Professor A. Mason and the AMSaC lab group rev S06 (convert to spectre simulator) Document Contents Introduction

More information

ESE 216 LTSpice Quick Guide

ESE 216 LTSpice Quick Guide ESE 216 LTSpice Quick Guide Install the LTSpice from the webpage http://www.linear.com/ltspice and install it on your PC. It is free simulation software which has the SPICE simulator core and has many

More information

PSPICE tutorial: a simple DC circuit Getting started

PSPICE tutorial: a simple DC circuit Getting started PSPICE tutorial: a simple DC circuit We will learn some of the basic maneuvers of using the Cadence schematic capture program and PSPice engine through a simple example -- a diode rectifier circuit. The

More information

ECE 559 Lab Tutorial 1

ECE 559 Lab Tutorial 1 ECE 559 Lab Tutorial 1 Cadence Virtuoso Schematic Composer Introduction Contents 1 Introduction... 2 2 Getting Started... 2 3 Online Documentation... 2 4 Virtuoso Schematic Composer Basics... 3 4.1 Launch

More information

Square Wave Sources: Digclock and Vpulse. Directions given for PSpice Schematics

Square Wave Sources: Digclock and Vpulse. Directions given for PSpice Schematics Square Wave Sources: Digclock and Vpulse Directions given for PSpice Schematics Comparison of Sources Digclock Vpulse Voltage levels are 0V and 5V for logic levels 0 and 1 Initial change in voltages can

More information

Lab 1: Introduction to PSpice

Lab 1: Introduction to PSpice Lab 1: Introduction to PSpice Objectives A primary purpose of this lab is for you to become familiar with the use of PSpice and to learn to use it to assist you in the analysis of circuits. The software

More information

Guide to Power Measurement A Cadence EDA Tools Help Document

Guide to Power Measurement A Cadence EDA Tools Help Document Document Contents Introduction General Steps Static Power Dynamic and Average Power Peak Power Energy Measuring Power using Voltage and Current Guide to Power Measurement A Cadence EDA Tools Help Document

More information

Cadence Tutorial. II. Preparing your Unix Environment

Cadence Tutorial. II. Preparing your Unix Environment Cadence Tutorial I. Introduction This tutorial provides an introduction to analog circuit design and simulation with Cadence, and covers most of the features that are relevant for the homework assignments.

More information

SIMULATIONS OF PARALLEL RESONANT CIRCUIT POWER ELECTRONICS COLORADO STATE UNIVERSITY

SIMULATIONS OF PARALLEL RESONANT CIRCUIT POWER ELECTRONICS COLORADO STATE UNIVERSITY SIMULATIONS OF PARALLEL RESONANT CIRCUIT POWER ELECTRONICS COLORADO STATE UNIVERSITY Page 1 of 25 PURPOSE: The purpose of this lab is to simulate the LCC circuit using MATLAB and ORCAD Capture CIS to better

More information

Cadence Virtuoso Logic Gates Tutorial

Cadence Virtuoso Logic Gates Tutorial Cadence Virtuoso Logic Gates Tutorial A step-by-step description of designing and testing an AND logic gate using Cadence Virtuoso Document Contents Introduction Starting Cadence Virtuoso Creating a Design

More information

University of Kansas EECS Circuit Board Fabrication Tutorial for 212 Lab

University of Kansas EECS Circuit Board Fabrication Tutorial for 212 Lab University of Kansas EECS Circuit Board Fabrication Tutorial for 212 Lab Preparing For Export... 1 Assigning Footprints... 1 Recommended Footprints... 2 No Connects... 3 Design Rules Check... 3 Create

More information

CS/EE 5720/6720 Analog IC Design Tutorial for Schematic Design and Analysis using Spectre

CS/EE 5720/6720 Analog IC Design Tutorial for Schematic Design and Analysis using Spectre CS/EE 5720/6720 Analog IC Design Tutorial for Schematic Design and Analysis using Spectre Introduction to Cadence EDA: The Cadence toolset is a complete microchip EDA (Electronic Design Automation) system,

More information

3. On the top menu bar, click on File > New > Project as shown in Fig. 2 below: Figure 2 Window for Orcad Capture CIS

3. On the top menu bar, click on File > New > Project as shown in Fig. 2 below: Figure 2 Window for Orcad Capture CIS Department of Electrical Engineering University of North Texas Denton, TX. 76207 EENG 2920 Quickstart PSpice Tutorial Tutorial Prepared by Oluwayomi Adamo 1. To run the PSpice program, click on Start >

More information

Mentor Tools tutorial Bold Browser Design Manager Design Architect Library Components Quicksim Creating and Compiling the VHDL Model.

Mentor Tools tutorial Bold Browser Design Manager Design Architect Library Components Quicksim Creating and Compiling the VHDL Model. Mentor Tools tutorial Bold Browser Design Manager Design Architect Library Components Quicksim Creating and Compiling the VHDL Model. Introduction To Mentor Graphics Mentor Graphics BOLD browser allows

More information

Introduction to Agilent ADS circuit simulation tools

Introduction to Agilent ADS circuit simulation tools Introduction to Agilent ADS circuit simulation tools Introduction DC Simulation Transient Simulation How do you calculate power dissipation in ADS? Parameter Sweeps Defining subnetworks in ADS Interconnect

More information

PSPICE TUTORIAL (BASIC)

PSPICE TUTORIAL (BASIC) Department of Electrical & Computer Engineering PSPICE TUTORIAL (BASIC) Professor: Dr. Subbarao V. Wunnava Teaching Assistant: Rafael Romero COURTESY: ED LULE/ BORIS LINO/ORCAD Updated: Spring.2006, 07

More information

Lab 4 Multisim Evaluation of an RC Network

Lab 4 Multisim Evaluation of an RC Network Lab 4 Multisim Evaluation of an RC Network Prelab Exercises All graphs must be fully labeled and drawn neatly! No answers are complete without the units! as always, show your work! 2 R 1 = 10kΩ 5V + V

More information

EE 242 EXPERIMENT 5: COMPUTER SIMULATION OF THREE-PHASE CIRCUITS USING PSPICE SCHEMATICS 1

EE 242 EXPERIMENT 5: COMPUTER SIMULATION OF THREE-PHASE CIRCUITS USING PSPICE SCHEMATICS 1 EE 242 EXPERIMENT 5: COMPUTER SIMULATION OF THREE-PHASE CIRCUITS USING PSPICE SCHEMATICS 1 Objective: To build, simulate, and analyze three-phase circuits using OrCAD Capture Pspice Schematics under balanced

More information

Cadence Verilog Tutorial Windows Vista with Cygwin X Emulation

Cadence Verilog Tutorial Windows Vista with Cygwin X Emulation Cadence Verilog Tutorial Windows Vista with Cygwin X Emulation This tutorial will serve as an introduction to the use of the Cadence Verilog simulation environment and as a design tool. The Cadence design

More information

Tutorial 2 Automatic Placement & Routing

Tutorial 2 Automatic Placement & Routing Tutorial 2 Automatic Placement & Routing Please follow the instructions found under Setup on the CADTA main page before starting this tutorial. 1.1. Start Encounter Log on to a VLSI server using your EE

More information

DIODE APPLICATIONS. Experiment Diode model with PSpice

DIODE APPLICATIONS. Experiment Diode model with PSpice Experiment 3 DIODE APPLICATIONS OBJECTIVES. To analyse the diode as a part of electronic circuits. To handle libraries and subcircuits in Pspice. 3.1. Diode model with PSpice OBJECTIVES. To extract a linear

More information

PSPICE Schematic Student 9.1 Tutorial --X. Xiong

PSPICE Schematic Student 9.1 Tutorial --X. Xiong PSPICE Schematic Student 9.1 Tutorial --X. Xiong This tutorial will guide you through the creation and analysis of a simple MOSFET circuit in PSPICE Schematic. The circuit diagram below is what you will

More information

OrCAD Capture with PSpice and Allegro DE CIS with AMS Simulator. Describes how to create a PSpice Archive File with Capture

OrCAD Capture with PSpice and Allegro DE CIS with AMS Simulator. Describes how to create a PSpice Archive File with Capture Title: Product: Summary: Creating a Project Archive OrCAD Capture with PSpice and Allegro DE CIS with AMS Simulator Describes how to create a PSpice Archive File with Capture Author/Date: Wei Ling / 03.08.2009

More information

Royal Military College of Canada

Royal Military College of Canada Microelectronics Lab Cadence Tutorials Layout Design and Simulation (Using Virtuoso / Diva / Analog Artist) Department of Electrical & Computer Engineering Royal Military College of Canada Cadence University

More information

ETIN25 Analogue IC Design. Laboratory Manual Lab 1

ETIN25 Analogue IC Design. Laboratory Manual Lab 1 Department of Electrical and Information Technology LTH ETIN25 Analogue IC Design Laboratory Manual Lab 1 Jonas Lindstrand Martin Liliebladh Markus Törmänen September 2011 Laboratory 1: Cadence, DC parameters

More information

Lab 1: Full Adder 0.0

Lab 1: Full Adder 0.0 Lab 1: Full Adder 0.0 Introduction In this lab you will design a simple digital circuit called a full adder. You will then use logic gates to draw a schematic for the circuit. Finally, you will verify

More information

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences Jan M. Rabaey Homework #2 EECS 141 Due Friday, February 6, 5pm, box in 240 Cory 1. Suppose you

More information

Lab 3 Layout Using Virtuoso Layout XL (VXL)

Lab 3 Layout Using Virtuoso Layout XL (VXL) Lab 3 Layout Using Virtuoso Layout XL (VXL) This Lab will go over: 1. Creating layout with Virtuoso layout XL (VXL). 2. Transistor Chaining. 3. Creating Standard cell. 4. Manual Routing 5. Providing Substrate

More information

Chip Assembly Lab ECEn 451 Dr. David A. Penry

Chip Assembly Lab ECEn 451 Dr. David A. Penry Chip Assembly Lab ECEn 451 Dr. David A. Penry In this lab you will use the Cadence tools to perform the top level assembly of a chip. Just for reference (you don't need to know this to do the lab), the

More information

Copyright 2011 Linear Technology. All rights reserved.

Copyright 2011 Linear Technology. All rights reserved. Copyright. All rights reserved. LTspice IV Getting Started Guide 2 Benefits of Using LTspice IV Stable SPICE circuit simulation with Unlimited number of nodes Schematic/symbol editor Waveform viewer Library

More information

Designing a Schematic and Layout in PCB Artist

Designing a Schematic and Layout in PCB Artist Designing a Schematic and Layout in PCB Artist Application Note Max Cooper March 28 th, 2014 ECE 480 Abstract PCB Artist is a free software package that allows users to design and layout a printed circuit

More information

MULTISIM TUTORIAL. Click on Start All Programs National Instruments Circuit Design Suite 10.0 Multisim. Virtual Component Toolbar. Instrument Toolbar

MULTISIM TUTORIAL. Click on Start All Programs National Instruments Circuit Design Suite 10.0 Multisim. Virtual Component Toolbar. Instrument Toolbar MULTISIM TUTORIAL Start Click on Start All Programs National Instruments Circuit Design Suite 10.0 Multisim. Component Toolbar Ammeter/ Voltmeter Toolbar Virtual Component Toolbar Simulation Toolbar Instrument

More information

1. Objectives. 2. Create new project. 3. XOR gate

1. Objectives. 2. Create new project. 3. XOR gate EE 121 October 1, 2002 Digital Design Laboratory Handout #3 Laboratory Assignment #1 Introduction to Xilinx Foundation Design Software Due date: Thursday, October 10, at the beginning of class To be completed

More information

KiCad Step by Step Tutorial

KiCad Step by Step Tutorial KiCad Step by Step Tutorial Copyright 2006 David Jahshan: kicad at iridec.com.au 2011 Update Copyright 2011 Phil Hutchinson Copyright: Please freely copy and distribute (sell or give away) this document

More information

Massachusetts Institute of Technology

Massachusetts Institute of Technology Objectives Massachusetts Institute of Technology Robotics: Science and Systems I Lab 1: System Overview and Introduction to the µorcboard Distributed: February 4, 2015, 3:30pm Checkoffs due: February 9,

More information

Op-Amp Simulation EE/CS 5720/6720. Read Chapter 5 in Johns & Martin before you begin this assignment.

Op-Amp Simulation EE/CS 5720/6720. Read Chapter 5 in Johns & Martin before you begin this assignment. Op-Amp Simulation EE/CS 5720/6720 Read Chapter 5 in Johns & Martin before you begin this assignment. This assignment will take you through the simulation and basic characterization of a simple operational

More information

Notes for ORCAD PSpice ECE 65 Created by: Kristi Tsukida (Spring 2006) Edited by: Eldridge Alcantara (Winter 2009) Updated (Fall 2009)

Notes for ORCAD PSpice ECE 65 Created by: Kristi Tsukida (Spring 2006) Edited by: Eldridge Alcantara (Winter 2009) Updated (Fall 2009) Notes for ORCAD PSpice ECE 65 Created by: Kristi Tsukida (Spring 2006) Edited by: Eldridge Alcantara (Winter 2009) Updated (Fall 2009) 1 OVERVIEW This tutorial will teach you all you need to know about

More information

Analog Circuit Design and Simulation with TINA-TI

Analog Circuit Design and Simulation with TINA-TI Analog Circuit Design and Simulation with TINA-TI ECE480 Application Note April 5 th 2013 Keywords Analog Simulation tool, Circuit Design, Circuit Simulation, TINA-TI, Texas Instruments Abstract TINA-TI

More information

EXPERIMENT 4. Parallel Adders, Subtractors, and Complementors

EXPERIMENT 4. Parallel Adders, Subtractors, and Complementors EXPERIMENT 4. Parallel Adders, Subtractors, and Complementors I. Introduction I.a. Objectives In this experiment, parallel adders, subtractors and complementors will be designed and investigated. In the

More information

Laboratory 2 Hall-Effect Sensors

Laboratory 2 Hall-Effect Sensors ME 104 Sensors and Actuators Fall 2003 Laboratory 2 Hall-Effect Sensors Department of Mechanical and Environmental Engineering University of California, Santa Barbara Fall 2003 Revision Introduction In

More information

DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING

DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING ECE 1250 Lab 6 Generate Voltages using a Function Generator and Measure Voltages using an Oscilloscope Building: Digital Circuit Build an Electronic Candle Overview: In Lab 6 you will: Build an electronic

More information

Lab 4 Op Amp Filters

Lab 4 Op Amp Filters Lab 4 Op Amp Filters Figure 4.0. Frequency Characteristics of a BandPass Filter Adding a few capacitors and resistors to the basic operational amplifier (op amp) circuit can yield many interesting analog

More information

EE 320L Electronics I Laboratory. Laboratory Exercise #4 Diode and Power Supply Circuit

EE 320L Electronics I Laboratory. Laboratory Exercise #4 Diode and Power Supply Circuit EE 320L Electronics I Laboratory Laboratory Exercise #4 Diode and Power Supply Circuit Department of Electrical and Computer Engineering University of Nevada, at Las Vegas Objective: The purpose of this

More information

LTspice Guide. Download LTspice from along with the Users Guides if you wish.

LTspice Guide. Download LTspice from  along with the Users Guides if you wish. LTspice Guide LTspice is a circuit simulator based on the SPICE simulator and available as a free download from Linear Technology (www.linear.com). LTspice is the most popular freeware SPICE simulator.

More information

Tutorial #2: RC Circuit

Tutorial #2: RC Circuit Tutorial #2: RC Circuit In this tutorial, we will build and simulate the RC circuit shown in Figure 1. For simplicity, wires are referred to as w1-w5. Figure 1: Circuit to be simulated Step 1. Open the

More information

EE 209 Lab 1 Sound the Alarm

EE 209 Lab 1 Sound the Alarm EE 209 Lab 1 Sound the Alarm 1 Introduction In this lab you will design, implement and then test a simple logic circuit emulating a home alarm system. You will use the Digital Trainer board for this lab

More information

Royal Military College of Canada

Royal Military College of Canada Microelectronics Lab Cadence Tutorials Schematic Entry & Digital Simulation (Using Composer / Verilog-XL / Simwave) Department of Electrical & Computer Engineering Royal Military College of Canada Cadence

More information

[INTRODUCTION TO PCB ARTIST]

[INTRODUCTION TO PCB ARTIST] 2013 ECE 480 Design Team 3 Justin Bohr [INTRODUCTION TO PCB ARTIST] This document will provide a guide of how to create relatively simple printed circuit board (PCB) with the PCB Artist tool. An overview

More information

Circuit Simulation: Here are some of ADS analysis:

Circuit Simulation: Here are some of ADS analysis: Advanced Design System (ADS) Tutorial: ADS is a simulator like spice, cadence. But it focuses on the RF and microwave design, so most of its devices on the library are microwave devices. Circuit Simulation:

More information

6.012 Microelectronics Devices and Circuits Fall

6.012 Microelectronics Devices and Circuits Fall 6.012 Microelectronics Devices and Circuits Fall 2005 1 Cadence Tutorial (Part Two) By Kerwin Johnson Version: 10/24/05 (based on 6.776 setup by Mike Perrott) Table of Contents Introduction......2 Upgrade

More information

Quartus Tutorial: 8-bit 2-1 Multiplexer on the MAX7000S Device

Quartus Tutorial: 8-bit 2-1 Multiplexer on the MAX7000S Device Quartus Tutorial: 8-bit 2-1 Multiplexer on the MAX7000S Device Before you begin: Create a directory in your home workspace called csc343. Note: You will use this folder to store all your projects throughout

More information

PLL frequency synthesizer

PLL frequency synthesizer ANALOG & TELECOMMUNICATION ELECTRONICS LABORATORY EXERCISE 4 Lab 4: PLL frequency synthesizer 1.1 Goal The goals of this lab exercise are: - Verify the behavior of a and of a complete PLL - Find capture

More information

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT 956 24-BIT DIFFERENTIAL ADC WITH I2C LTC2485 DESCRIPTION

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT 956 24-BIT DIFFERENTIAL ADC WITH I2C LTC2485 DESCRIPTION LTC2485 DESCRIPTION Demonstration circuit 956 features the LTC2485, a 24-Bit high performance Σ analog-to-digital converter (ADC). The LTC2485 features 2ppm linearity, 0.5µV offset, and 600nV RMS noise.

More information

The example uses hierarchy to make a ripple carry adder for a pair of three bit binary values.

The example uses hierarchy to make a ripple carry adder for a pair of three bit binary values. KiCad Hierarchy Tutorial x01 This is an early draft of a tutorial, introducing how to use KiCad to draw hierarchical schematics. This tutorial is still in the writing phase. Your comments will be appreciated.

More information

Spezielle Anwendungen des VLSI Entwurfs Applied VLSI design (IEF170)

Spezielle Anwendungen des VLSI Entwurfs Applied VLSI design (IEF170) Spezielle Anwendungen des VLSI Entwurfs Applied VLSI design (IEF170) Course and contest Intermediate meeting 3 Prof. Dirk Timmermann, Claas Cornelius, Hagen Sämrow, Andreas Tockhorn, Philipp Gorski, Martin

More information

Hall B 12GeV RICH Detector. Electronics. ASIC circuit board layout notes Version 2_4_a

Hall B 12GeV RICH Detector. Electronics. ASIC circuit board layout notes Version 2_4_a Hall B 12GeV RICH Detector Electronics ASIC circuit board layout notes Version 2_4_a C. Cuevas 2016 Sept 13 Cuevas -- 2016Sept 1 Version 2.4 Input signal traces occupy several layers Good Length of input

More information

Static-Noise-Margin Analysis of Conventional 6T SRAM Cell at 45nm Technology

Static-Noise-Margin Analysis of Conventional 6T SRAM Cell at 45nm Technology Static-Noise-Margin Analysis of Conventional 6T SRAM Cell at 45nm Technology Nahid Rahman Department of electronics and communication FET-MITS (Deemed university), Lakshmangarh, India B. P. Singh Department

More information

Creating the Multiplexer Layout

Creating the Multiplexer Layout 3 In this chapter, you learn to use the Virtuoso layout editor to create a hierarchical design for a multiplexer by doing the following tasks. You also continue to use basic editing commands and learn

More information

KiCad Step by Step Tutorial

KiCad Step by Step Tutorial KiCad Step by Step Tutorial Copyright 2006 David Jahshan: kicad at iridec.com.au Copyright: Please freely copy and distribute (sell or give away) this document in any format. Send any corrections and comments

More information

This gives an approximate cut-off frequency of 7.95 Hz and a passband gain of -10.

This gives an approximate cut-off frequency of 7.95 Hz and a passband gain of -10. EAGLE Tutorial Introduction Eagle is a PCB CAD program for designing and laying out printed circuit board (PCB) designs. A freeware version is available as a download, which is what we will use in this

More information

ECSE 4770 Computer Hardware Design: Quartus Tutorial

ECSE 4770 Computer Hardware Design: Quartus Tutorial ECSE 4770 Computer Hardware Design: Quartus Tutorial Prepared By: Kalyana Sundaram Venkataraman, Soumya Chakraborty, Philip Jacob & Steven Nicholas 1. INTRODUCTION This tutorial session has the goal of

More information

Lab 3: Introduction to Data Acquisition Cards

Lab 3: Introduction to Data Acquisition Cards Lab 3: Introduction to Data Acquisition Cards INTRODUCTION: In this lab, you will be building a VI to display the input measured on a channel. However, within your own VI you will use LabVIEW supplied

More information

Accurate Measurement of the Mains Electricity Frequency

Accurate Measurement of the Mains Electricity Frequency Accurate Measurement of the Mains Electricity Frequency Dogan Ibrahim Near East University, Faculty of Engineering, Lefkosa, TRNC dogan@neu.edu.tr Abstract The frequency of the mains electricity supply

More information

Loop Stability Analysis Differential Opamp Simulation

Loop Stability Analysis Differential Opamp Simulation Department of Electrical and Computer Engineering Loop Stability Analysis Differential Opamp Simulation Vishal Saxena & Zhu Kehan Boise State University (vishalsaxena@boisestate.edu) Vishal Saxena -1-

More information

ADS Ptolemy in AMSD-ADE

ADS Ptolemy in AMSD-ADE ADS Ptolemy in AMSD-ADE August 2007 Notice The information contained in this document is subject to change without notice. Agilent Technologies makes no warranty of any kind with regard to this material,

More information

Laboratory 2. Exercise 2. Exercise 2. PCB Design

Laboratory 2. Exercise 2. Exercise 2. PCB Design Exercise 2. PCB Design Aim of the measurement Introducing to the PCB design Creating a schematic of an analog circuit, making simulations on it and designing a Printed circuit board for it. Keywords Printed

More information

Chapter 1: Introduction to Cadence. Chapter 7: Layout Verification. Chapter 10: Bipolar Current Mode Logic. Chapter 12: Routing and Placement

Chapter 1: Introduction to Cadence. Chapter 7: Layout Verification. Chapter 10: Bipolar Current Mode Logic. Chapter 12: Routing and Placement CADENCE DESIGN SYSTEM TUTORIAL Chapter 1: Introduction to Cadence Chapter 2: Schematics Chapter 3: Symbols Chapter 4: Hspice Chapter 5: Spectre Chapter 6: Layout Chapter 7: Layout Verification Chapter

More information

How to Install and Setup IIS Server

How to Install and Setup IIS Server How to Install and Setup IIS Server 2010/9/16 NVR is a Windows based video surveillance software that requires Microsoft IIS (Internet Information Services) to operate properly. If you already have your

More information

Computer Modeling of Electronic Circuits with LTSPICE. PHYS3360/AEP3630 Lecture 20/21

Computer Modeling of Electronic Circuits with LTSPICE. PHYS3360/AEP3630 Lecture 20/21 Computer Modeling of Electronic Circuits with LTSPICE PHYS3360/AEP3630 Lecture 20/21 1 SPICE Simulation Program with Integrated Circuit Emphasis Originally developed at EE Berkeley Uses mathematical models

More information

EE/CE 3111 Electronic Circuits Laboratory Spring 2015

EE/CE 3111 Electronic Circuits Laboratory Spring 2015 Lab 2: Rectifiers Objectives The objective of this lab is for you to become familiar with the functionality of a diode in circuits. We will experiment the use of diodes in limiting and rectifying circuits.

More information

TSEK03 LAB 2: LNA simulation using Cadence SpectreRF

TSEK03 LAB 2: LNA simulation using Cadence SpectreRF TSEK03 Integrated Radio Frequency Circuits 2016/Ted Johansson 1/26 TSEK03 LAB 2: LNA simulation using Cadence SpectreRF Ver.2016-02-14 for Cadence 6 & MMSIM 14 Receiver Front-end LO RF Filter 50Ω LNA Image

More information

ORCAD 9.2 CAPTURE CIS SIMULATION MANUAL

ORCAD 9.2 CAPTURE CIS SIMULATION MANUAL ORCAD 9.2 CAPTURE CIS SIMULATION MANUAL Aim of this manual is to explain beginner users how to do simulations with logic gates. Manual consists of 4 steps and each step is explained with images. Step 1:

More information

PROTEL. Printed Circuit Board Design. Manual (Basics)

PROTEL. Printed Circuit Board Design. Manual (Basics) PROTEL Printed Circuit Board Design Manual (Basics) 1 Tuan Huynh University of Tulsa Electrical Engineering 2004-2006 TABLE OF CONTENTS Getting Started.. 2 Schematic.... 3 Placing the Components.......4

More information

QUICK START GUIDE. SG2 Client - Programming Software SG2 Series Programmable Logic Relay

QUICK START GUIDE. SG2 Client - Programming Software SG2 Series Programmable Logic Relay QUICK START GUIDE SG2 Client - Programming Software SG2 Series Programmable Logic Relay SG2 Client Programming Software T he SG2 Client software is the program editor for the SG2 Series Programmable Logic

More information

Introduction to OrCAD Capture and PSpice

Introduction to OrCAD Capture and PSpice Introduction to OrCAD Capture and PSpice Professor John H. Davies September 18, 2008 Abstract This handout explains how to get started with Cadence OrCAD to draw a circuit (schematic capture) and simulate

More information

T-BOXN12R. First steps with T-BOXN12R. You can make it wireless. Date: 2004-07-16 Version 1.0

T-BOXN12R. First steps with T-BOXN12R. You can make it wireless. Date: 2004-07-16 Version 1.0 T-BOXN12R You can make it wireless First steps with T-BOXN12R Date: 2004-07-16 Version 1.0 Content 1. Purpose of this document... 3 2. T-BoxN12R overview... 4 3. First step... 5 3.1. Preparing your workshop

More information

CHAPTER 11: Flip Flops

CHAPTER 11: Flip Flops CHAPTER 11: Flip Flops In this chapter, you will be building the part of the circuit that controls the command sequencing. The required circuit must operate the counter and the memory chip. When the teach

More information

Pulse Width Modulation (PWM) LED Dimmer Circuit. Using a 555 Timer Chip

Pulse Width Modulation (PWM) LED Dimmer Circuit. Using a 555 Timer Chip Pulse Width Modulation (PWM) LED Dimmer Circuit Using a 555 Timer Chip Goals of Experiment Demonstrate the operation of a simple PWM circuit that can be used to adjust the intensity of a green LED by varying

More information

Introduction to PSpice

Introduction to PSpice IL2218 Analog electronics, advanced course Document version 3.1 2010 01 11/Bengt M. Introduction to PSpice This introduction is valid for OrCad PSpice ver 9.2 lite edition. The lite edition or student

More information

Digital to Analog Conversion Using Pulse Width Modulation

Digital to Analog Conversion Using Pulse Width Modulation Digital to Analog Conversion Using Pulse Width Modulation Samer El-Haj-Mahmoud Electronics Engineering Technology Program Texas A&M University Instructor s Portion Summary The purpose of this lab is to

More information

www.velleman.be http://forum.velleman.be/ English : Content Hardware set-up... 5 Install the software... 6 Starting the software... 7 The Oscilloscope... 8 The Spectrum analyser... 9 The Transient recorder...

More information

Contents. Department of Electrical Engineering The University of Texas at Dallas. Updated on February 2nd 2010

Contents. Department of Electrical Engineering The University of Texas at Dallas. Updated on February 2nd 2010 HSPICE TUTORIAL Department of Electrical Engineering g The University of Texas at Dallas Updated on February 2nd 2010 Contents Introduction How to Setup How to Run Hspice How to Run WaveView Example 1

More information

Serial Communications

Serial Communications April 2014 7 Serial Communications Objectives - To be familiar with the USART (RS-232) protocol. - To be able to transfer data from PIC-PC, PC-PIC and PIC-PIC. - To test serial communications with virtual

More information

Filter Design Introduction

Filter Design Introduction FLORIDA INTERNATIONAL UNIVERSITY Filter Design Introduction Utilizing CAD Tools Christian D. Archilla, B.S.C.E., Research Associate, VLSI Assistant Lab Manager June 2008 Table of Contents 1. Introduction...

More information

E&CE 437. E&CE 437 Integrated VLSI Systems. January Lecture Transparencies. (Introduction) M. Sachdev

E&CE 437. E&CE 437 Integrated VLSI Systems. January Lecture Transparencies. (Introduction) M. Sachdev Integrated VLSI Systems January 2002 Lecture Transparencies (Introduction) M. Sachdev 1 of 10 Course Details Instructor: M. Sachdev, msachdec@ece.uwaterloo.ca TA: Bhaskar Chatterjee, bhaskar@vlsi.uwaterloo.ca

More information

ISP Engineering Kit Model 300

ISP Engineering Kit Model 300 TM ISP Engineering Kit Model 300 December 2013 Model 300 Overview The Model 300 programmer supports JTAG programming of all Lattice devices that feature non-volatile configuration elements. The Model 300

More information

WinLIN Setup and Operation:

WinLIN Setup and Operation: Frequently Asked Questions about the 07551-Series Masterflex L/S Computer-Compatible drives and about the Masterflex WinLIN Linkable Instrument Control Software (07551-70) WinLIN Setup and Operation: Will

More information

CP2110-EK CP2110 EVALUATION KIT USER S GUIDE. 1. Kit Contents. 2. Relevant Documentation. 3. Software Setup

CP2110-EK CP2110 EVALUATION KIT USER S GUIDE. 1. Kit Contents. 2. Relevant Documentation. 3. Software Setup CP2110 EVALUATION KIT USER S GUIDE 1. Kit Contents The CP2110 Evaluation Kit contains the following items: CP2110 Evaluation Board RS232 Serial Cable USB Cable DVD Quick Start Guide 2. Relevant Documentation

More information

Making Programmer and Basic target.

Making Programmer and Basic target. Making Programmer and Basic target. AVR Tutorial Series. www.extremeelectronics.co.in PART 3 Now u know what tools are required for MCU based development. And you are familiar with their uses. Now time

More information

ECE 109 Spring Launch Logisim by opening a terminal window and entering the command:

ECE 109 Spring Launch Logisim by opening a terminal window and entering the command: Problem Session 3 Overview Welcome to Logisim! Logisim is a logic simulator that allows you design and simulate digital circuit using a graphical user interface. It was written by Carl Burch. Logisim comes

More information

Lab 1: Seven Segment Decoder

Lab 1: Seven Segment Decoder CpE 487 Digital Design Lab Lab 1: Seven Segment Decoder 1. Getting Started The purpose of this lab is to introduce you to the NEXYS2 FPGA development board and a software environment that will allow you

More information

Design a Single-layer PCB Using Eagle

Design a Single-layer PCB Using Eagle MICHIGAN STATE UNIVERSITY COLLEGE OF ENGINEERING Design a Single-layer PCB Using Eagle ECE480 Senior Design Team 5 Cheng Zhang 11/15/2012 Abstraction: This application note is a tutorial of designing a

More information

Como configurar o IIS Server para ACTi NVR Enterprise

Como configurar o IIS Server para ACTi NVR Enterprise Como configurar o IIS Server para 20101/1/26 NVR is a Windows based video surveillance software that requires Microsoft IIS (Internet Information Services) 6 or above to operate properly. If you already

More information

Configure Inverter output for two utility settings, (1)120V/60Hz, (2)220V/50Hz

Configure Inverter output for two utility settings, (1)120V/60Hz, (2)220V/50Hz HV Solar Inverter System GUI Overview January 2012 TMS320C2000 Systems Applications Collateral The HV Solar Inverter System GUI provides a simple interface to evaluate some of the functionalities of the

More information

Data logger and analysis tools

Data logger and analysis tools AN-006-V.1.3.4 STUDER INNOTEC SA Data logger and analysis tools General description This application note explains and shows how to optimally analyse data of an Xtender system by means of the data logging

More information

Design of a 4-bit comparator

Design of a 4-bit comparator Concordia University Project Report for COEN6511: ASIC Design Instructor: Dr. A.J.AL-Khalili Design of a 4-bit comparator Xin Dong ID: 5774985 Minghai Peng ID: 6123589 Department of Electrical and Computer

More information