Embedded Processors and CPU Cores
|
|
- Cecilia McDonald
- 7 years ago
- Views:
Transcription
1 Embedded Processors and CPU Cores EE8205: Embedded Computer Systems Dr. Gul N. Khan Electrical and Computer Engineering Ryerson University Overview CPU Basics Operation Embedded CPUs Nios-II CPU Organization Nios-II Cores MPS32K CPU Core Text by M. Wolf: part of Chapters/Sections 2.1, 2.2, 2.3 and G.N. Khan Embedded Processors and Cores EE8205: Embedded Computer Systems Page:1
2 Processor Architecture von Neumann Architecture Memory holds data, instructions. Central processing unit (CPU) fetches instructions from memory. Separate CPU and memory distinguishes programmable computer. CPU registers help out: program counter (PC), instruction register (IR), general-purpose registers, etc. 200 Memory ADD r5, r1, r3 address data PC CPU IR G.N. Khan Embedded Processors and Cores EE8205: Embedded Computer Systems Page:2
3 Harvard Architecture address Data memory Program memory data address data PC CPU Harvard architecture cannot use self-modifying code. Harvard allows two simultaneous memory fetches. Most DSPs use Harvard architecture for streaming data: greater memory bandwidth more predictable bandwidth G.N. Khan Embedded Processors and Cores EE8205: Embedded Computer Systems Page:3
4 Instruction Execution Process Instruction Fetch: Reads next instruction into instruction register (IR). Instruction address is in the program counter (PC). Instruction Interpretation: Decodes the op-code, gets the required operands and routes them to ALU. Sequencing Determines the address of next instruction and loads it into the PC. Execution: Generates control signals of ALU for execution. G.N. Khan Embedded Processors and Cores EE8205: Embedded Computer Systems Page:4
5 System Organization Memory and I/O having Separate Bus Memory Bus I/O Bus G.N. Khan Embedded Processors and Cores EE8205: Embedded Computer Systems Page:5
6 Memory Mapped Peripherals G.N. Khan Embedded Processors and Cores EE8205: Embedded Computer Systems Page:6
7 Single Accumulator Architecture G.N. Khan Embedded Processors and Cores EE8205: Embedded Computer Systems Page:7
8 Cache Memory Cache: Expensive but very fast memory directly connected to CPU interacting with slower but much larger main memory. Invisible to OS and user programs but interact with memory management hardware. Processor first checks if the addresses word is in cache. If the word is not found in cache, a block of memory containing the word is moved to the cache. address data Cache CPU cache controller address Main Memory data data G.N. Khan Embedded Processors and Cores EE8205: Embedded Computer Systems Page:8
9 Separate Data and Instruction Caches copies of instructions address FF..FF 16 cache instructions address instructions instructions registers processor address data data address copies of data cache data memory G.N. Khan Embedded Processors and Cores EE8205: Embedded Computer Systems Page:9
10 A Unified Instruction and Data Cache FF..FF 16 registers instructions processor address copies of instructions instructions and data address data copies of data cache instructions and data memory G.N. Khan Embedded Processors and Cores EE8205: Embedded Computer Systems Page:10
11 CPU Pipelining Improve performance by increasing instruction throughput. Ideal speedup is equal to number of stages in the pipeline. 1 st Instruction (Adrs: PC) Fetch Decode Execute 2 nd Instruction (Adrs: PC+1) Fetch Decode Execute 3 rd Instruction (Adrs: PC+2) Fetch Decode Execute Time G.N. Khan Embedded Processors and Cores EE8205: Embedded Computer Systems Page:11
12 CPU Pipelining What makes pipelining easy? When all instructions are of the same length. Few instruction formats. Memory operands appear only in loads and stores. What makes pipelining hard? Structural Hazards: Single memory Control Hazards: Branch instructions Data Hazards An instruction depends on a previous instruction G.N. Khan Embedded Processors and Cores EE8205: Embedded Computer Systems Page:12
13 CPU Power Consumption Most modern CPUs are designed with power consumption in mind to some degree. Power vs. energy: Heat depends on power consumption; Battery life depends on energy consumption. Power Saving Strategies Reduce power supply voltage. Run at lower clock frequency. Disable the CPU functional units with control signals when they are not in use. Disconnect parts from power supply when not in use. G.N. Khan Embedded Processors and Cores EE8205: Embedded Computer Systems Page:13
14 RISC Architecture RISC: Reduce Instruction Set Computer CISC: Complex Instruction Set Computer RISC Features RISC instruction set attributes includes a load/store model of execution. (CISC has memory/register model) A non-destructive triadic register file that provides a distinct and highly efficient data preservation model. (CISC has destructive accumulator/register file) Normalized fixed length instructions. (CISC has variable length contextual-field instructions) Load/Store Model of Execution The only instructions that can access main memory are load and store instructions. All the other instructions operate on internal register files. Increases concurrency, raising performance by de-coupling the loading and storing operation from data processing operations. G.N. Khan Embedded Processors and Cores EE8205: Embedded Computer Systems Page:14
15 Non-Destructive Model Non-destructive architecture, Data Preserving Model, is fundamental to minimize the load-store traffic. For example in an addition instruction: RISC Model: AR <= BR + CR A combined load/store and non-destructive register model provides a dramatic boost in RISC performance. RISC ability to minimize the load/store traffic from/to memory. De-coupling load/store and processing operations. Allow optimizing compilers to fill the stall slots. G.N. Khan Embedded Processors and Cores EE8205: Embedded Computer Systems Page:15
16 Leading RISC Architectures SPARC, MIPS, ARM, ARM Cortex, Nios-II, µblaze SPARC: Scalable Processor Architecture The first and open RISC architecture Created by Sun Microsystems in response to the declining performance enhancement of CISC microprocessors RISC work is based on Patterson research at UC Berkeley MIPS32 4Kx based soft processor core. Supported by 5 semiconductor licenses Cypress, Texas Instruments, LSI Logic, Fujitsu, and Bit A flexible, scalable RISC architecture. Current implementations are in CMOS, ECL and GaAs. A complete architecture having: Integer unit, Floating point unit Memory Management and Cache Controller Multiprocessing G.N. Khan Embedded Processors and Cores EE8205: Embedded Computer Systems Page:16
17 Processor Operation Modes User mode A user program is running. Certain instructions are not allowed. Memory mapping (base and bound) is enabled. Supervisor mode The operating system is running. All instructions are allowed. Memory mapping (base and bound) is disabled. A single PSW (processor status word) bit sets the above two modes: For instance: PSW-bit =1 for Supervisor mode PSW-bit =0 for User mode G.N. Khan Embedded Processors and Cores EE8205: Embedded Computer Systems Page:17
18 Interrupts A computer program has only two ways to determine the conditions that exist in internal and external circuits. One method uses software instructions that jump to subroutine on some flag status. The second method responds to hardware signals called interrupts that force the program to call interrupt-handling subroutines. Interrupts take processor time only when action is required. Processor can respond to an external event much faster by using interrupts. The whole programming of microcomputers and microcontroller by using interrupts is called real-time programming. Interrupts are often the only way in which real-time programming can be done successfully. G.N. Khan Embedded Processors and Cores EE8205: Embedded Computer Systems Page:18
19 Interrupt based I/O Computers permit I/O modules to INTERRUPT a CPU during its normal operation. I/O module asserts an interrupt request on the control bus. CPU transfers the control to an interrupt handler routine. Interrupt handler is generally part of the operating system. Interrupts Allows the processor to execute other instructions while an I/O operation is in progress. Suspension of a processing caused by an event external to a processor in such a way that the computation can be resumed. Improves processing efficiency. G.N. Khan Embedded Processors and Cores EE8205: Embedded Computer Systems Page:19
20 Instruction Cycle with Interrupts CPU check for interrupts at the end of each instruction and executes the interrupt handler if required. Interrupt Handler program identifies the nature/source of an interrupt and performs whatever actions are needed. It takes over the control after the interrupt. Control is transferred back to the interrupted program that will resume execution from the point of interruption. Point of interruption can occur anywhere in a program. State of the program is saved. (PC + PSW + relevant registers + ) User program 1 i i+1 Interrupt handler G.N. Khan Embedded Processors and Cores EE8205: Embedded Computer Systems Page:20
21 Interrupt Processing Hardware Device controller or other system h/w issues an interrupt Software Processor finishes execution of current instruction Processor signals acknowledgment of interrupt Save remainder of process state information Process interrupt Processor pushes PSW and PC onto control stack Processor loads new PC value based on the interrupt Restore process state information Restore old PSW, PC, etc. G.N. Khan Embedded Processors and Cores EE8205: Embedded Computer Systems Page:21
22 Multiple Interrupts (Sequential Order) Disable interrupts to complete the interrupting task at hand. Additional interrupts remain pending until interrupts are enabled. Then interrupts are considered in order After completing the interrupt handler routine, the processor checks for additional interrupts. G.N. Khan Embedded Processors and Cores EE8205: Embedded Computer Systems Page:22
23 Multiple Interrupts (Nested) Higher priority interrupts cause lower-priority interrupts to wait. A lower-priority interrupt handler is interrupted. For example, when input arrives from a communication line, it needs to be absorbed quickly to make room for additional inputs. Interrupt the interrupting task! G.N. Khan Embedded Processors and Cores EE8205: Embedded Computer Systems Page:23
24 Microcontrollers and Embedded CPUs Microcontrollers are available in 4 to 32-bit word sizes. 8-bit or 16-bit micro-controllers are widely used. Main/Popular Embedded CPUs and Microcontrollers Model Pins RAM ROM Counter I/O Timer Remarks Intel : K 2 128K External, Serial port Motorola : K 2 A/D, Watch Dog timer, Serial Port ARM7 CPUs Soft 64KB- IP 16/32-bit RISC TMS470-ARM HW 8-64KB 1MB DMA, Watch Dog timer, CAN, I 2 C Intel, 80C196 68: K 2 16-bit 64K External, Serial, A/D, WD Intel, (i960) Ins Cache -- 20MHz Clock 32-bit bus, FPU, Interrupt control No I/O on-chip MIPS32 4K Soft I/D -- IPs 32-bit RISC, EJTAG and On-chip bus core Cache MC68360 QUICC 240/241 4 or 16-bit 32-bit, WD, Fault-tolerant, 4-Ethernet, 2 serial, Integrated Com Controller Nios II Soft On-chip IPs 32-bit RISC, Soft Core for Embedded core Ram CPUs on FPGA ARM11, Cortex-MPCore Soft/ HW Cache IPs 64-bit Databus, Harvard and support multiple cores on a chip. G.N. Khan Embedded Processors and Cores EE8205: Embedded Computer Systems Page:24
25 NIOS-II: A Soft-Core CPU An Embedded CPU for Altera FPGAs 32-bit Instruction set, data path, and address space Harvard Architecture 32 general-purpose registers 32 external interrupt sources Single-instruction multiply & divide Dedicated instructions for computing 64-bit and 128-bit products of multiplication Floating-point instructions for single-precision operations Single-instruction barrel shifter Hardware-assisted debug module enabling processor start, stop, step and trace under integrated development environment (IDE) control. Configurable High performance CPU cores G.N. Khan Embedded Processors and Cores EE8205: Embedded Computer Systems Page:25
26 Nios-II Soft Processor Core G.N. Khan Embedded Processors and Cores EE8205: Embedded Computer Systems Page:26
27 Memory and I/O Organization Instruction master port: An Avalon master port that connects to instruction memory via Avalon switch fabric Instruction cache: Fast cache memory internal to the Nios II core Data master port: An Avalon master port that connects to data memory and peripherals via Avalon switch fabric Data cache: Fast cache memory internal to the Nios II core Tightly coupled instruction or data memory port-interface to fast memory outside the Nios II core G.N. Khan Embedded Processors and Cores EE8205: Embedded Computer Systems Page:27
28 Memory and I/O Organization M S Avalon Bus Master Port Avalon Bus Slave Port G.N. Khan Embedded Processors and Cores EE8205: Embedded Computer Systems Page:28
29 Nios II Data Bus Nios II with a Harvard architecture supports separate instruction and data buses. The data bus implemented as 32-bit Avalon master port connects to both memory and peripheral components. Data bus performs two functions: Read data from memory or a peripheral when the processor executes a load instruction. Write data to memory or a peripheral when the processor executes a store instruction. Memory-mapped I/O access Both data memory and peripherals are mapped into the address space of the data master port. G.N. Khan Embedded Processors and Cores EE8205: Embedded Computer Systems Page:29
30 Nios-II Instruction Bus Instruction bus connects only to memory components. It is implemented as a 32-bit Avalon master port. Fetch instructions to be executed by the processor No memory write Always retrieves 32 bits of data Shared Memory for Instructions and Data Instruction and data master ports can share a single memory that contains both instructions and data. The overall Nios II processor system might present a single, shared instruction and data bus to the outside world. G.N. Khan Embedded Processors and Cores EE8205: Embedded Computer Systems Page:30
31 Nios-II Memory Support Nios II architecture supports tightly coupled memory that provides low latency access to on-chip memory. Cache Memory The Nios II architecture supports cache memories on both the instruction master port (instruction cache) and the data master port (data cache). Cache memory resides on-chip. Nios core might include one, both, or no cache memories. Optimal cache configuration is application specific For example: If a Nios II system includes only fast, on-chip memory then an instruction or data cache makes no sense. G.N. Khan Embedded Processors and Cores EE8205: Embedded Computer Systems Page:31
32 Memory Address Map The address map for memories and peripherals in a Nios II processor system is design dependent. Specify the address map at the system generation time. There are three addresses that are part of the CPU Core Reset address Exception address Break handler address Reset Address We can select the memory module where the reset code (boot loader) resides, and the location of reset address. Normally, a nonvolatile memory module is selected for the reset code. G.N. Khan Embedded Processors and Cores EE8205: Embedded Computer Systems Page:32
33 Memory Address Map Exception Address We can select a memory module where the exception vector resides, and its location. In a typical system, you select a low-latency memory module for the exception code. Break Location For Nios II cores containing a JTAG debug module. Memory Module is always the JTAG debug module. Offset is fixed at 0x20, and Address is determined by the base address of the JTAG debug module. You cannot modify any of the Break Location fields. G.N. Khan Embedded Processors and Cores EE8205: Embedded Computer Systems Page:33
34 NIOS Exception & Interrupt Control Exception Controller A simple, non-vectored exception control with single address exception handling capabilities. Integral Interrupt Controller 32 level-sensitive interrupt request (IRQ) inputs, irq0 through irq31. The software can enable and disable any interrupt source individually through the ienable control register. Software can also enable and disable interrupts globally using the PIE bit of the status control register. G.N. Khan Embedded Processors and Cores EE8205: Embedded Computer Systems Page:34
35 A Typical Nios II System G.N. Khan Embedded Processors and Cores EE8205: Embedded Computer Systems Page:35
36 JTAG Debug Module The Nios II architecture supports a JTAG debug module. Host-based tools communicate with the JTAG debug module: Downloading programs to memory Starting and stopping execution Setting breakpoints and watch points Analyzing registers and memory Collecting real-time execution trace data The debug module connects to the JTAG circuitry in an FPGA. The debug module connects to signals inside the processor core (on the processor side). It has non-maskable control over the processor under test. Its functionality can be reduced, or removed altogether. All system resources visible to the processor in supervisor mode are available to the debug module. G.N. Khan Embedded Processors and Cores EE8205: Embedded Computer Systems Page:36
37 JTAG Debug Module Levels (2) Not including the dedicated JTAG pins on the Altera FPGA. G.N. Khan Embedded Processors and Cores EE8205: Embedded Computer Systems Page:37
38 Instruction Set Format Three types of inst format: I-type, R-type, and J-type I-type instruction-word format contains an immediate value embedded within the instruction word. I-type instructions words contain: A 6-bit opcode field OP Two 5-bit register fields A and B A 16 bit immediate data field IMM16 In most cases, fields A and IMM16 specify the source operands, and field B specifies the destination register. IMM16 is considered signed except for logical operations and unsigned comparisons. I-type instructions include arithmetic and logical operations such as addi and andi; branch operations; load and store operations; G.N. Khan Embedded Processors and Cores EE8205: Embedded Computer Systems Page:38
39 Nios-II Instruction Formats R-Type instructions contain: A 6-bit opcode field OP Three 5-bit register fields A, B, and C An 11-bit opcode-extension field OPX In most cases, fields A and B specify the source operands, and field C specifies the destination register. R-type instructions include arithmetic and logical operations. J-type instructions contain: A 6-bit opcode field and a 26-bit immediate data field The only J-type instruction is call. G.N. Khan Embedded Processors and Cores EE8205: Embedded Computer Systems Page:39
40 Nios-II Processor Cores Three Nios II cores are available: Nios II/f fast core for high performance. It presents the most configuration options allowing us to fine-tune the processor performance. Nios II/s standard core is designed for small size while maintaining performance. Nios II/e economy core is designed to achieve the smallest possible core size. This core has a limited feature set, and many settings are not available when the Nios II/e core is selected. G.N. Khan Embedded Processors and Cores EE8205: Embedded Computer Systems Page:40
41 Nios-II Multiply & Divide Settings Nios II cores offer different multiply or divide options. Choose the best option to balance embedded multiplier or logic element (LE) usage, and performance. Hardware Multiply setting provides the following options: Include embedded multipliers (e.g., the DSP blocks in Stratix devices) in the arithmetic logic unit (ALU). Include LE-based multipliers in the ALU. Omit hardware and have multiply operations in software. Hardware Divide setting includes LE-based divide hardware in the ALU that achieves much greater performance than emulated software divide operations. G.N. Khan Embedded Processors and Cores EE8205: Embedded Computer Systems Page:41
42 Nios-II Core Performance and Features (1) DMIPS performance for the Nios II/s and Nios II/f cores depends on the hardware multiply option. (2) Using the fastest hardware multiply option, and targeting a Stratix II FPGA in the fastest speed grade. G.N. Khan Embedded Processors and Cores EE8205: Embedded Computer Systems Page:42
43 Nios-II Processor Core Features (3) Multiply and shift performance depends on which hardware multiply option is used. G.N. Khan Embedded Processors and Cores EE8205: Embedded Computer Systems Page:43
44 The Nios II/f Core Separate instruction and data caches. Can access up to 2 GBytes of external address space. Supports optional tightly coupled memory for instructions and data. Employs a 6-stage pipeline to achieve maximum DMIPS/MHz. Performs dynamic branch prediction. Provides hardware multiply, divide, and shift options to improve arithmetic performance. Supports the addition of custom instructions. Supports the JTAG debug module. Supports optional JTAG debug module enhancements, including hardware breakpoints and real-time trace. G.N. Khan Embedded Processors and Cores EE8205: Embedded Computer Systems Page:44
45 Nios II/f Core The Nios II/f cache size for each is user-definable, between 512 bytes and 64 Kbytes. It supports the bit-31 cache bypass method for accessing I/O on the data master port. Addresses are 31 bits wide to accommodate the bit-31 cache bypass method. The Nios II/f core employs a 6-stage pipeline. G.N. Khan Embedded Processors and Cores EE8205: Embedded Computer Systems Page:45
46 Nios II/s Core Nios II/s standard core is designed for small core size. Onchip logic and memory resources are conserved at the expense of execution performance. Uses approximately 20% less logic than Nios II/f Its execution performance also drops by roughly 40% Main design goals include Do not cripple performance for the sake of size. Remove hardware features that have the highest ratio of resource usage to performance impact. Optimal core for cost-sensitive, medium-performance applications. Main applications are with large amounts of code and/or data, such as systems running an operating system where performance is not the highest priority. G.N. Khan Embedded Processors and Cores EE8205: Embedded Computer Systems Page:46
47 Overview: Nios II/s Has instruction cache (512 bytes to 64 Kbytes) but no data cache Can access up to 2 GBytes of external address space Supports optional tightly coupled memory for instructions Performs static branch prediction. Does not support bit-31 data cache bypass Provides hardware multiply, divide, and shift options to improve arithmetic performance Supports the addition of custom instructions Supports the JTAG debug module Supports optional JTAG debug module enhancements, including hardware breakpoints and real-time trace Employs a 5-stage pipeline of Fetch, Decode, Execute, Memory and Writeback G.N. Khan Embedded Processors and Cores EE8205: Embedded Computer Systems Page:47
48 Nios II/e Core Nios II/e economy core is designed to achieve the smallest possible core size. Singular design goal Reduce resource utilization, while maintaining compatibility with the Nios II instruction set architecture. The core is roughly half the size of the standard core, but the performance is substantially lower. G.N. Khan Embedded Processors and Cores EE8205: Embedded Computer Systems Page:48
49 Overview: Nios II/e Core Executes at most one instruction per six clock cycles Can access up to 2 GBytes of external address space Supports the addition of custom instructions Supports the JTAG debug module Does not provide hardware support for potential unimplemented instructions Has no instruction cache or data cache Does not perform branch prediction No hardware support for any of the potential unimplemented instructions. Employs dedicated shift circuitry to perform shift and rotate operations. G.N. Khan Embedded Processors and Cores EE8205: Embedded Computer Systems Page:49
50 Nios- II Programming Model General-Purpose Registers Some registers have names recognized by the assembler. The (r0) always returns the value 0 The ra register (r31) holds the return address used by procedure calls and is implicitly accessed by call and ret instructions. C and C++ compilers use a common procedure-call convention, assigning specific meaning to registers r1 through r23 and r26 through r28. Control Registers Six 32-bit control registers These registers are accessed differently than the general-purpose registers. G.N. Khan Embedded Processors and Cores EE8205: Embedded Computer Systems Page:50
51 Nios II Registers G.N. Khan Embedded Processors and Cores EE8205: Embedded Computer Systems Page:51
52 Nios-II CPU Operating Modes The Nios II processor has two operating modes: Normal Mode System and application code execute in normal mode. Registers bt (r25), ba (r30) & bstatus (ctl2) are not available. Debug Mode Software debugging tools use it to implement breakpoints and watch-points. System and application code never execute in debug mode. Changing Modes The processor starts in normal mode after reset. It enters debug mode only as directed by debugging tools. System and application code have no control over when the processor enters debug mode. Processor returns to its prior state on exiting from debug mode G.N. Khan Embedded Processors and Cores EE8205: Embedded Computer Systems Page:52
53 MIPS32 4K CPU Soft Core Main blocks of the core are: Execution Unit, Multiply-Divide Unit (MDU), System Control Coprocessor (CP0), Memory Management Unit (MMU), Cache Controller, Bus I/F Unit (BIU), I-Cache, D-Cache, Enhanced JTAG Controller, Power Management G.N. Khan Embedded Processors and Cores EE8205: Embedded Computer Systems Page:53
54 MIP32 4K Features 32-bit Address and Data Paths Programmable Cache Sizes (0 to 16 Kbytes) Supports for ScratchPad RAM Max 20-bit index (1M address) Supports Multiply-Divide Unit: 32x16 multiply per clock 32x32 multiply every other clock Power Control Supports EJTAG debug module: Test Access Port (TAP) facilitates high-speed download of application code Employs a 5-stage pipeline of Instruction, Execute, Memory, Align/Accum & Writeback CP0 is responsible for: Virtual-to-physical address translation, cache protocols, exception control system, processor s diagnostics, operating mode selection (kernel vs. user mode) and enabling/disabling of interrupts. G.N. Khan Embedded Processors and Cores EE8205: Embedded Computer Systems Page:54
Digitale Signalverarbeitung mit FPGA (DSF) Soft Core Prozessor NIOS II Stand Mai 2007. Jens Onno Krah
(DSF) Soft Core Prozessor NIOS II Stand Mai 2007 Jens Onno Krah Cologne University of Applied Sciences www.fh-koeln.de jens_onno.krah@fh-koeln.de NIOS II 1 1 What is Nios II? Altera s Second Generation
More informationADVANCED PROCESSOR ARCHITECTURES AND MEMORY ORGANISATION Lesson-12: ARM
ADVANCED PROCESSOR ARCHITECTURES AND MEMORY ORGANISATION Lesson-12: ARM 1 The ARM architecture processors popular in Mobile phone systems 2 ARM Features ARM has 32-bit architecture but supports 16 bit
More informationAdvanced Computer Architecture-CS501. Computer Systems Design and Architecture 2.1, 2.2, 3.2
Lecture Handout Computer Architecture Lecture No. 2 Reading Material Vincent P. Heuring&Harry F. Jordan Chapter 2,Chapter3 Computer Systems Design and Architecture 2.1, 2.2, 3.2 Summary 1) A taxonomy of
More informationAn Introduction to the ARM 7 Architecture
An Introduction to the ARM 7 Architecture Trevor Martin CEng, MIEE Technical Director This article gives an overview of the ARM 7 architecture and a description of its major features for a developer new
More informationARM Microprocessor and ARM-Based Microcontrollers
ARM Microprocessor and ARM-Based Microcontrollers Nguatem William 24th May 2006 A Microcontroller-Based Embedded System Roadmap 1 Introduction ARM ARM Basics 2 ARM Extensions Thumb Jazelle NEON & DSP Enhancement
More informationChapter 1 Computer System Overview
Operating Systems: Internals and Design Principles Chapter 1 Computer System Overview Eighth Edition By William Stallings Operating System Exploits the hardware resources of one or more processors Provides
More informationException and Interrupt Handling in ARM
Exception and Interrupt Handling in ARM Architectures and Design Methods for Embedded Systems Summer Semester 2006 Author: Ahmed Fathy Mohammed Abdelrazek Advisor: Dominik Lücke Abstract We discuss exceptions
More informationIntroduction to RISC Processor. ni logic Pvt. Ltd., Pune
Introduction to RISC Processor ni logic Pvt. Ltd., Pune AGENDA What is RISC & its History What is meant by RISC Architecture of MIPS-R4000 Processor Difference Between RISC and CISC Pros and Cons of RISC
More informationLSN 2 Computer Processors
LSN 2 Computer Processors Department of Engineering Technology LSN 2 Computer Processors Microprocessors Design Instruction set Processor organization Processor performance Bandwidth Clock speed LSN 2
More informationCHAPTER 7: The CPU and Memory
CHAPTER 7: The CPU and Memory The Architecture of Computer Hardware, Systems Software & Networking: An Information Technology Approach 4th Edition, Irv Englander John Wiley and Sons 2010 PowerPoint slides
More informationMICROPROCESSOR AND MICROCOMPUTER BASICS
Introduction MICROPROCESSOR AND MICROCOMPUTER BASICS At present there are many types and sizes of computers available. These computers are designed and constructed based on digital and Integrated Circuit
More informationCentral Processing Unit (CPU)
Central Processing Unit (CPU) CPU is the heart and brain It interprets and executes machine level instructions Controls data transfer from/to Main Memory (MM) and CPU Detects any errors In the following
More informationVon der Hardware zur Software in FPGAs mit Embedded Prozessoren. Alexander Hahn Senior Field Application Engineer Lattice Semiconductor
Von der Hardware zur Software in FPGAs mit Embedded Prozessoren Alexander Hahn Senior Field Application Engineer Lattice Semiconductor AGENDA Overview Mico32 Embedded Processor Development Tool Chain HW/SW
More informationAm186ER/Am188ER AMD Continues 16-bit Innovation
Am186ER/Am188ER AMD Continues 16-bit Innovation 386-Class Performance, Enhanced System Integration, and Built-in SRAM Problem with External RAM All embedded systems require RAM Low density SRAM moving
More informationChapter 2 Logic Gates and Introduction to Computer Architecture
Chapter 2 Logic Gates and Introduction to Computer Architecture 2.1 Introduction The basic components of an Integrated Circuit (IC) is logic gates which made of transistors, in digital system there are
More informationCPU Organization and Assembly Language
COS 140 Foundations of Computer Science School of Computing and Information Science University of Maine October 2, 2015 Outline 1 2 3 4 5 6 7 8 Homework and announcements Reading: Chapter 12 Homework:
More informationCHAPTER 4 MARIE: An Introduction to a Simple Computer
CHAPTER 4 MARIE: An Introduction to a Simple Computer 4.1 Introduction 195 4.2 CPU Basics and Organization 195 4.2.1 The Registers 196 4.2.2 The ALU 197 4.2.3 The Control Unit 197 4.3 The Bus 197 4.4 Clocks
More informationİSTANBUL AYDIN UNIVERSITY
İSTANBUL AYDIN UNIVERSITY FACULTY OF ENGİNEERİNG SOFTWARE ENGINEERING THE PROJECT OF THE INSTRUCTION SET COMPUTER ORGANIZATION GÖZDE ARAS B1205.090015 Instructor: Prof. Dr. HASAN HÜSEYİN BALIK DECEMBER
More information150127-Microprocessor & Assembly Language
Chapter 3 Z80 Microprocessor Architecture The Z 80 is one of the most talented 8 bit microprocessors, and many microprocessor-based systems are designed around the Z80. The Z80 microprocessor needs an
More informationChapter 13. PIC Family Microcontroller
Chapter 13 PIC Family Microcontroller Lesson 01 PIC Characteristics and Examples PIC microcontroller characteristics Power-on reset Brown out reset Simplified instruction set High speed execution Up to
More informationAll Programmable Logic. Hans-Joachim Gelke Institute of Embedded Systems. Zürcher Fachhochschule
All Programmable Logic Hans-Joachim Gelke Institute of Embedded Systems Institute of Embedded Systems 31 Assistants 10 Professors 7 Technical Employees 2 Secretaries www.ines.zhaw.ch Research: Education:
More informationInstruction Set Architecture. or How to talk to computers if you aren t in Star Trek
Instruction Set Architecture or How to talk to computers if you aren t in Star Trek The Instruction Set Architecture Application Compiler Instr. Set Proc. Operating System I/O system Instruction Set Architecture
More information8051 hardware summary
8051 hardware summary 8051 block diagram 8051 pinouts + 5V ports port 0 port 1 port 2 port 3 : dual-purpose (general-purpose, external memory address and data) : dedicated (interfacing to external devices)
More informationChapter 2 Basic Structure of Computers. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan
Chapter 2 Basic Structure of Computers Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Outline Functional Units Basic Operational Concepts Bus Structures Software
More information8051 MICROCONTROLLER COURSE
8051 MICROCONTROLLER COURSE Objective: 1. Familiarization with different types of Microcontroller 2. To know 8051 microcontroller in detail 3. Programming and Interfacing 8051 microcontroller Prerequisites:
More informationDEPARTMENT OF COMPUTER SCIENCE & ENGINEERING Question Bank Subject Name: EC6504 - Microprocessor & Microcontroller Year/Sem : II/IV
DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING Question Bank Subject Name: EC6504 - Microprocessor & Microcontroller Year/Sem : II/IV UNIT I THE 8086 MICROPROCESSOR 1. What is the purpose of segment registers
More informationMICROPROCESSOR. Exclusive for IACE Students www.iace.co.in iacehyd.blogspot.in Ph: 9700077455/422 Page 1
MICROPROCESSOR A microprocessor incorporates the functions of a computer s central processing unit (CPU) on a single Integrated (IC), or at most a few integrated circuit. It is a multipurpose, programmable
More informationLogical Operations. Control Unit. Contents. Arithmetic Operations. Objectives. The Central Processing Unit: Arithmetic / Logic Unit.
Objectives The Central Processing Unit: What Goes on Inside the Computer Chapter 4 Identify the components of the central processing unit and how they work together and interact with memory Describe how
More informationMicroprocessor and Microcontroller Architecture
Microprocessor and Microcontroller Architecture 1 Von Neumann Architecture Stored-Program Digital Computer Digital computation in ALU Programmable via set of standard instructions input memory output Internal
More informationComputer Architecture Lecture 2: Instruction Set Principles (Appendix A) Chih Wei Liu 劉 志 尉 National Chiao Tung University cwliu@twins.ee.nctu.edu.
Computer Architecture Lecture 2: Instruction Set Principles (Appendix A) Chih Wei Liu 劉 志 尉 National Chiao Tung University cwliu@twins.ee.nctu.edu.tw Review Computers in mid 50 s Hardware was expensive
More information7a. System-on-chip design and prototyping platforms
7a. System-on-chip design and prototyping platforms Labros Bisdounis, Ph.D. Department of Computer and Communication Engineering 1 What is System-on-Chip (SoC)? System-on-chip is an integrated circuit
More informationOverview. CISC Developments. RISC Designs. CISC Designs. VAX: Addressing Modes. Digital VAX
Overview CISC Developments Over Twenty Years Classic CISC design: Digital VAX VAXÕs RISC successor: PRISM/Alpha IntelÕs ubiquitous 80x86 architecture Ð 8086 through the Pentium Pro (P6) RJS 2/3/97 Philosophy
More informationComputer Performance. Topic 3. Contents. Prerequisite knowledge Before studying this topic you should be able to:
55 Topic 3 Computer Performance Contents 3.1 Introduction...................................... 56 3.2 Measuring performance............................... 56 3.2.1 Clock Speed.................................
More informationPART B QUESTIONS AND ANSWERS UNIT I
PART B QUESTIONS AND ANSWERS UNIT I 1. Explain the architecture of 8085 microprocessor? Logic pin out of 8085 microprocessor Address bus: unidirectional bus, used as high order bus Data bus: bi-directional
More informationQ. Consider a dynamic instruction execution (an execution trace, in other words) that consists of repeats of code in this pattern:
Pipelining HW Q. Can a MIPS SW instruction executing in a simple 5-stage pipelined implementation have a data dependency hazard of any type resulting in a nop bubble? If so, show an example; if not, prove
More informationCISC, RISC, and DSP Microprocessors
CISC, RISC, and DSP Microprocessors Douglas L. Jones ECE 497 Spring 2000 4/6/00 CISC, RISC, and DSP D.L. Jones 1 Outline Microprocessors circa 1984 RISC vs. CISC Microprocessors circa 1999 Perspective:
More informationSoftware based Finite State Machine (FSM) with general purpose processors
Software based Finite State Machine (FSM) with general purpose processors White paper Joseph Yiu January 2013 Overview Finite state machines (FSM) are commonly used in electronic designs. FSM can be used
More informationInstruction Set Design
Instruction Set Design Instruction Set Architecture: to what purpose? ISA provides the level of abstraction between the software and the hardware One of the most important abstraction in CS It s narrow,
More informationMACHINE ARCHITECTURE & LANGUAGE
in the name of God the compassionate, the merciful notes on MACHINE ARCHITECTURE & LANGUAGE compiled by Jumong Chap. 9 Microprocessor Fundamentals A system designer should consider a microprocessor-based
More informationKeil C51 Cross Compiler
Keil C51 Cross Compiler ANSI C Compiler Generates fast compact code for the 8051 and it s derivatives Advantages of C over Assembler Do not need to know the microcontroller instruction set Register allocation
More informationArchitectures and Platforms
Hardware/Software Codesign Arch&Platf. - 1 Architectures and Platforms 1. Architecture Selection: The Basic Trade-Offs 2. General Purpose vs. Application-Specific Processors 3. Processor Specialisation
More informationCentral Processing Unit
Chapter 4 Central Processing Unit 1. CPU organization and operation flowchart 1.1. General concepts The primary function of the Central Processing Unit is to execute sequences of instructions representing
More informationOverview of the Cortex-M3
CHAPTER Overview of the Cortex-M3 2 In This Chapter Fundamentals 11 Registers 12 Operation Modes 14 The Built-In Nested Vectored Interrupt Controller 15 The Memory Map 16 The Bus Interface 17 The MPU 18
More informationMore on Pipelining and Pipelines in Real Machines CS 333 Fall 2006 Main Ideas Data Hazards RAW WAR WAW More pipeline stall reduction techniques Branch prediction» static» dynamic bimodal branch prediction
More informationA Survey on ARM Cortex A Processors. Wei Wang Tanima Dey
A Survey on ARM Cortex A Processors Wei Wang Tanima Dey 1 Overview of ARM Processors Focusing on Cortex A9 & Cortex A15 ARM ships no processors but only IP cores For SoC integration Targeting markets:
More informationGenerations of the computer. processors.
. Piotr Gwizdała 1 Contents 1 st Generation 2 nd Generation 3 rd Generation 4 th Generation 5 th Generation 6 th Generation 7 th Generation 8 th Generation Dual Core generation Improves and actualizations
More informationLet s put together a Manual Processor
Lecture 14 Let s put together a Manual Processor Hardware Lecture 14 Slide 1 The processor Inside every computer there is at least one processor which can take an instruction, some operands and produce
More information8-Bit Flash Microcontroller for Smart Cards. AT89SCXXXXA Summary. Features. Description. Complete datasheet available under NDA
Features Compatible with MCS-51 products On-chip Flash Program Memory Endurance: 1,000 Write/Erase Cycles On-chip EEPROM Data Memory Endurance: 100,000 Write/Erase Cycles 512 x 8-bit RAM ISO 7816 I/O Port
More informationThe Central Processing Unit:
The Central Processing Unit: What Goes on Inside the Computer Chapter 4 Objectives Identify the components of the central processing unit and how they work together and interact with memory Describe how
More informationNational CR16C Family On-Chip Emulation. Contents. Technical Notes V9.11.75
_ V9.11.75 Technical Notes National CR16C Family On-Chip Emulation Contents Contents... 1 1 Introduction... 2 2 Emulation options... 3 2.1 Hardware Options... 3 2.2 Initialization Sequence... 4 2.3 JTAG
More informationInstruction Set Architecture (ISA)
Instruction Set Architecture (ISA) * Instruction set architecture of a machine fills the semantic gap between the user and the machine. * ISA serves as the starting point for the design of a new machine
More informationComputer Systems Structure Input/Output
Computer Systems Structure Input/Output Peripherals Computer Central Processing Unit Main Memory Computer Systems Interconnection Communication lines Input Output Ward 1 Ward 2 Examples of I/O Devices
More informationADVANCED PROCESSOR ARCHITECTURES AND MEMORY ORGANISATION Lesson-17: Memory organisation, and types of memory
ADVANCED PROCESSOR ARCHITECTURES AND MEMORY ORGANISATION Lesson-17: Memory organisation, and types of memory 1 1. Memory Organisation 2 Random access model A memory-, a data byte, or a word, or a double
More informationWhat is a System on a Chip?
What is a System on a Chip? Integration of a complete system, that until recently consisted of multiple ICs, onto a single IC. CPU PCI DSP SRAM ROM MPEG SoC DRAM System Chips Why? Characteristics: Complex
More informationCOMPUTER HARDWARE. Input- Output and Communication Memory Systems
COMPUTER HARDWARE Input- Output and Communication Memory Systems Computer I/O I/O devices commonly found in Computer systems Keyboards Displays Printers Magnetic Drives Compact disk read only memory (CD-ROM)
More informationOpenSPARC T1 Processor
OpenSPARC T1 Processor The OpenSPARC T1 processor is the first chip multiprocessor that fully implements the Sun Throughput Computing Initiative. Each of the eight SPARC processor cores has full hardware
More informationMICROPROCESSOR BCA IV Sem MULTIPLE CHOICE QUESTIONS
MICROPROCESSOR BCA IV Sem MULTIPLE CHOICE QUESTIONS 1) Which is the microprocessor comprises: a. Register section b. One or more ALU c. Control unit 2) What is the store by register? a. data b. operands
More informationComputer Organization and Architecture
Computer Organization and Architecture Chapter 11 Instruction Sets: Addressing Modes and Formats Instruction Set Design One goal of instruction set design is to minimize instruction length Another goal
More informationProcessor Architectures
ECPE 170 Jeff Shafer University of the Pacific Processor Architectures 2 Schedule Exam 3 Tuesday, December 6 th Caches Virtual Memory Input / Output OperaKng Systems Compilers & Assemblers Processor Architecture
More information(Refer Slide Time: 00:01:16 min)
Digital Computer Organization Prof. P. K. Biswas Department of Electronic & Electrical Communication Engineering Indian Institute of Technology, Kharagpur Lecture No. # 04 CPU Design: Tirning & Control
More informationThe ARM Architecture. With a focus on v7a and Cortex-A8
The ARM Architecture With a focus on v7a and Cortex-A8 1 Agenda Introduction to ARM Ltd ARM Processors Overview ARM v7a Architecture/Programmers Model Cortex-A8 Memory Management Cortex-A8 Pipeline 2 ARM
More informationLearning Outcomes. Simple CPU Operation and Buses. Composition of a CPU. A simple CPU design
Learning Outcomes Simple CPU Operation and Buses Dr Eddie Edwards eddie.edwards@imperial.ac.uk At the end of this lecture you will Understand how a CPU might be put together Be able to name the basic components
More informationCSE2102 Digital Design II - Topics CSE2102 - Digital Design II
CSE2102 Digital Design II - Topics CSE2102 - Digital Design II 6 - Microprocessor Interfacing - Memory and Peripheral Dr. Tim Ferguson, Monash University. AUSTRALIA. Tel: +61-3-99053227 FAX: +61-3-99053574
More informationDesigning VM2 Application Boards
Designing VM2 Application Boards This document lists some things to consider when designing a custom application board for the VM2 embedded controller. It is intended to complement the VM2 Datasheet. A
More informationComputer organization
Computer organization Computer design an application of digital logic design procedures Computer = processing unit + memory system Processing unit = control + datapath Control = finite state machine inputs
More informationSwitch Fabric Implementation Using Shared Memory
Order this document by /D Switch Fabric Implementation Using Shared Memory Prepared by: Lakshmi Mandyam and B. Kinney INTRODUCTION Whether it be for the World Wide Web or for an intra office network, today
More informationEureka Technology. Understanding SD, SDIO and MMC Interface. by Eureka Technology Inc. May 26th, 2011. Copyright (C) All Rights Reserved
Understanding SD, SDIO and MMC Interface by Eureka Technology Inc. May 26th, 2011 Copyright (C) All Rights Reserved Copyright by Eureka Technology Inc. All Rights Reserved Introduction This white paper
More informationBEAGLEBONE BLACK ARCHITECTURE MADELEINE DAIGNEAU MICHELLE ADVENA
BEAGLEBONE BLACK ARCHITECTURE MADELEINE DAIGNEAU MICHELLE ADVENA AGENDA INTRO TO BEAGLEBONE BLACK HARDWARE & SPECS CORTEX-A8 ARMV7 PROCESSOR PROS & CONS VS RASPBERRY PI WHEN TO USE BEAGLEBONE BLACK Single
More informationComputer System: User s View. Computer System Components: High Level View. Input. Output. Computer. Computer System: Motherboard Level
System: User s View System Components: High Level View Input Output 1 System: Motherboard Level 2 Components: Interconnection I/O MEMORY 3 4 Organization Registers ALU CU 5 6 1 Input/Output I/O MEMORY
More informationChapter 6. Inside the System Unit. What You Will Learn... Computers Are Your Future. What You Will Learn... Describing Hardware Performance
What You Will Learn... Computers Are Your Future Chapter 6 Understand how computers represent data Understand the measurements used to describe data transfer rates and data storage capacity List the components
More informationBuilding A RISC Microcontroller in an FPGA
Building A RISC Microcontroller in an FPGA Name : Yap Zi He Course : 4 SEL Supervisor : PM Muhammad Mun im Ahmad Zabidi Introduction Reduce Instruction Set Computer (RISC) is a new trend on computer design.
More informationAn Overview of Stack Architecture and the PSC 1000 Microprocessor
An Overview of Stack Architecture and the PSC 1000 Microprocessor Introduction A stack is an important data handling structure used in computing. Specifically, a stack is a dynamic set of elements in which
More informationOperating System Overview. Otto J. Anshus
Operating System Overview Otto J. Anshus A Typical Computer CPU... CPU Memory Chipset I/O bus ROM Keyboard Network A Typical Computer System CPU. CPU Memory Application(s) Operating System ROM OS Apps
More informationThe Orca Chip... Heart of IBM s RISC System/6000 Value Servers
The Orca Chip... Heart of IBM s RISC System/6000 Value Servers Ravi Arimilli IBM RISC System/6000 Division 1 Agenda. Server Background. Cache Heirarchy Performance Study. RS/6000 Value Server System Structure.
More informationPowerPC 405 GP Overview
PowerPC 405 GP Overview Marcelo T Pereira LISHA/UFSC trier@lisha.ufsc.br http://www.lisha.ufsc.br/~trier October 1, 2002 October 1, 2002 Marcelo T Pereira (http://www lisha ufsc br) 1 Khomp Plataform Software/Hardware
More informationThe Motherboard Chapter #5
The Motherboard Chapter #5 Amy Hissom Key Terms Advanced Transfer Cache (ATC) A type of L2 cache contained within the Pentium processor housing that is embedded on the same core processor die as the CPU
More informationTIMING DIAGRAM O 8085
5 TIMING DIAGRAM O 8085 5.1 INTRODUCTION Timing diagram is the display of initiation of read/write and transfer of data operations under the control of 3-status signals IO / M, S 1, and S 0. As the heartbeat
More informationSpacecraft Computer Systems. Colonel John E. Keesee
Spacecraft Computer Systems Colonel John E. Keesee Overview Spacecraft data processing requires microcomputers and interfaces that are functionally similar to desktop systems However, space systems require:
More informationPorting ecos to the Analog Devices BLACKfin DSP
Faculty of Computer Science Real-Time Systems Group Diploma thesis Porting ecos to the Analog Devices BLACKfin DSP André Liesk Chemnitz, October 2 nd, 2006 student : André Liesk, 30562 born on November
More informationUNIT 4 Software Development Flow
DESIGN OF SYSTEM ON CHIP UNIT 4 Software Development Flow Interrupts OFFICIAL MASTER IN ADVANCED ELECTRONIC SYSTEMS. INTELLIGENT SYSTEMS Outline Introduction Interrupts in Cortex-A9 Processor Interrupt
More informationIntel StrongARM SA-110 Microprocessor
Intel StrongARM SA-110 Microprocessor Product Features Brief Datasheet The Intel StrongARM SA-110 Microprocessor (SA-110), the first member of the StrongARM family of high-performance, low-power microprocessors,
More informationCPUs - CPU 315-2 PN/DP
Overview The CPU with a medium program memory and quantity framework High processing performance in binary and floating-point arithmetic Used as a central controller on production lines with central and
More informationAdministrative Issues
CSC 3210 Computer Organization and Programming Introduction and Overview Dr. Anu Bourgeois (modified by Yuan Long) Administrative Issues Required Prerequisites CSc 2010 Intro to CSc CSc 2310 Java Programming
More informationSystem Design Issues in Embedded Processing
System Design Issues in Embedded Processing 9/16/10 Jacob Borgeson 1 Agenda What does TI do? From MCU to MPU to DSP: What are some trends? Design Challenges Tools to Help 2 TI - the complete system The
More informationCHAPTER 6: Computer System Organisation 1. The Computer System's Primary Functions
CHAPTER 6: Computer System Organisation 1. The Computer System's Primary Functions All computers, from the first room-sized mainframes, to today's powerful desktop, laptop and even hand-held PCs, perform
More informationWeek 1 out-of-class notes, discussions and sample problems
Week 1 out-of-class notes, discussions and sample problems Although we will primarily concentrate on RISC processors as found in some desktop/laptop computers, here we take a look at the varying types
More informationComputer Organization and Components
Computer Organization and Components IS5, fall 25 Lecture : Pipelined Processors ssociate Professor, KTH Royal Institute of Technology ssistant Research ngineer, University of California, Berkeley Slides
More informationLab Experiment 1: The LPC 2148 Education Board
Lab Experiment 1: The LPC 2148 Education Board 1 Introduction The aim of this course ECE 425L is to help you understand and utilize the functionalities of ARM7TDMI LPC2148 microcontroller. To do that,
More informationHardware/Software Co-Design of a Java Virtual Machine
Hardware/Software Co-Design of a Java Virtual Machine Kenneth B. Kent University of Victoria Dept. of Computer Science Victoria, British Columbia, Canada ken@csc.uvic.ca Micaela Serra University of Victoria
More informationArchitekturen und Einsatz von FPGAs mit integrierten Prozessor Kernen. Hans-Joachim Gelke Institute of Embedded Systems Professur für Mikroelektronik
Architekturen und Einsatz von FPGAs mit integrierten Prozessor Kernen Hans-Joachim Gelke Institute of Embedded Systems Professur für Mikroelektronik Contents Überblick: Aufbau moderner FPGA Einblick: Eigenschaften
More informationPentium vs. Power PC Computer Architecture and PCI Bus Interface
Pentium vs. Power PC Computer Architecture and PCI Bus Interface CSE 3322 1 Pentium vs. Power PC Computer Architecture and PCI Bus Interface Nowadays, there are two major types of microprocessors in the
More informationCSC 2405: Computer Systems II
CSC 2405: Computer Systems II Spring 2013 (TR 8:30-9:45 in G86) Mirela Damian http://www.csc.villanova.edu/~mdamian/csc2405/ Introductions Mirela Damian Room 167A in the Mendel Science Building mirela.damian@villanova.edu
More information13. Publishing Component Information to Embedded Software
February 2011 NII52018-10.1.0 13. Publishing Component Information to Embedded Software NII52018-10.1.0 This document describes how to publish SOPC Builder component information for embedded software tools.
More informationSBC6245 Single Board Computer
SBC6245 Single Board Computer 400MHz Atmel AT91SAM9G45 ARM 926EJ-STM Microcontroller On Board 128MB Nand Flash plus 128MB DDR2 SDRAM RS232, RS485, Ethernet, USB Host, LCD, Touch Screen, RTC, Supports for
More informationA Lab Course on Computer Architecture
A Lab Course on Computer Architecture Pedro López José Duato Depto. de Informática de Sistemas y Computadores Facultad de Informática Universidad Politécnica de Valencia Camino de Vera s/n, 46071 - Valencia,
More informationChapter 3: Operating-System Structures. System Components Operating System Services System Calls System Programs System Structure Virtual Machines
Chapter 3: Operating-System Structures System Components Operating System Services System Calls System Programs System Structure Virtual Machines Operating System Concepts 3.1 Common System Components
More informationSoftware engineering for real-time systems
Introduction Software engineering for real-time systems Objectives To: Section 1 Introduction to real-time systems Outline the differences between general-purpose applications and real-time systems. Give
More informationMVME162P2. VME Embedded Controller with Two IP Slots
MVME162P2 VME Embedded Controller with Two IP Slots [Advantages] [Details] [Specifications] [Ordering Info] [.pdf version ] 25 MHz MC68040 with floating point coprocessor or 25 MHz MC68LC040 High-performance
More informationpicojava TM : A Hardware Implementation of the Java Virtual Machine
picojava TM : A Hardware Implementation of the Java Virtual Machine Marc Tremblay and Michael O Connor Sun Microelectronics Slide 1 The Java picojava Synergy Java s origins lie in improving the consumer
More informationwhat operations can it perform? how does it perform them? on what kind of data? where are instructions and data stored?
Inside the CPU how does the CPU work? what operations can it perform? how does it perform them? on what kind of data? where are instructions and data stored? some short, boring programs to illustrate the
More information