Bin. Befehl mnem. Op. meaning operation Flags clocks
|
|
|
- Lester Ray
- 9 years ago
- Views:
Transcription
1 Bin. Befehl mnem. Op. meaning operation Flags clocks nop no operation ddddrrrr movw v,v copy register word Rd+1:Rd Rr+1:Rr ddddrrrr muls d,d multiply signed R1:R0 Rd*Rr ZC ddd0rrr mulsu a,a multiply signed with unsigned R1:R0 Rd*Rr ZC ddd1rrr fmul a,a fractional multiply unsigned R1:R0 (Rd*Rr)<<1 ZC ddd0rrr fmuls a,a fractional multiply signed R1:R0 (Rd*Rr)<<1 ZC ddd1rrr fmulsu a,a fr. multiply signed with unsigned R1:R0 (Rd*Rr)<<1 ZC rdddddrrrr cpc r,r compare with carry Rd Rr ZCNVH rdddddrrrr sbc r,r subtract with carry Rd Rd - Rr - C ZCNVH rdddddrrrr lsl r logical shift left Rd (n+1) Rd (n),rd (0) 0 ZCNV rdddddrrrr add r,r add two registers Rd Rd + Rr ZCNVH rdddddrrrr cpse r,r compare, skip if equal if (Rd==Rr) PC+=2 or 3 1/2/ rdddddrrrr cp r,r compare Rd Rr ZCNVH rdddddrrrr sub r,r subtract two registers Rd Rd Rr ZCNVH rdddddrrrr rol r rotate left through carry Rd (0) C,Rd (n+1) Rd (n),c Rd (7) ZCNV rdddddrrrr adc r,r add with carry Rd Rd + Rr + C ZCNVH rdddddrrrr and r,r logical AND Rd Rd & Rr ZNV rdddddrrrr tst r test for zero or minus Rd Rd and Rd ZNV rdddddrrrr eor r,r exclusiv or Rd Rd xor Rr ZNV rdddddrrrr clr r clear register Rd Rd xor Rd ZNV rdddddrrrr or r,r logical OR Rd Rd Rr ZNV rdddddrrrr mov r,r move between registers Rd Rr KKKKddddKKKK cpi d,m compare reg with constant Rd K ZNVCH KKKKddddKKKK sbci d,m subtract with carry const from reg Rd Rd -C -K ZNVCH KKKKddddKKKK subi d,m subtract constant from register Rd Rd -K ZNVCH KKKKddddKKKK ori d,m logical OR with constant Rd Rd K ZNV 1 Seite 1
2 0110KKKKddddKKKK sbr d,m set bits in register Rd Rd K ZNV KKKKddddKKKK andi d,m logical and with immidiate Rd Rd and K ZNV KKKKddddKKKK cbr d,n clear bits in register Rd Rd and (0xFF K) ZNV 1 100!000dddddee-+ ld r,e load from X,Y,Z Rd [X],[Y],[Z],/++/--, pre/post 2 100!001rrrrree-+ st e,r store into X,Y,Z [X],[Y],[Z],/++/--, pre/post Rr ddddd0000 lds r,i load direct fvrom SRAM Rd [16 Bit Constant] ddddd010+ lpm r,z load program memory Rd [Z], ev. Z ddddd011+ elpm r,z rrrrr1111 pop r pop register from stack Rd Stack ddddd0000 sts i,r store direct to SRAM [16 Bit Constant] Rr rrrrr1111 push r push register into stack Stack Rr sec set carry C 1 C ijmp indirect jump to Z PC Z sez set zero flag Z 0 Z sen set negative flag N 1 N sev set Two complents overflow V 1 V ses set signed test flag S 1 S seh set half carry flag H 1 H set set T in SREG T 1 T sei set global Interrupt (enable Int) I 1 I SSS1000 bset S set flag SREG[s]=1 S clc clear carry C 0 C clz clear zero flag Z 0 Z cln clear negative flag N 0 N clv clear two complents overflow V 0 V cls clear signed test flag S 0 S clh clear half carry flag H 0 H clt clear T in SREG T 0 T 1 Seite 2
3 cli clear global Interrupt (disable Int) I 0 I SSS1000 bclr S clear flag SREG[s]=0 S ret return PC Stack icall indirect call to Z PC Z reti return from Int PC Stack I eicall sleep sleep break wdr watch dog reset lpm? load program memory R0 [Z] elpm? spm store into program memory [Z] R1:R hhhhh110h jmp h hhhhh111h call h rrrrr0000 com r one's complement Rd 0xFF - Rd ZCNV rrrrr0001 neg r two's complement Rd 0x00 - Rd ZCNV rrrrr0010 swap r swap nibbles Rd (0..3) Rd (4..7) rrrrr0011 inc r increment register Rd++ ZNV rrrrr0101 asr r arithmetic shift right Rd (n) Rd (n+1),n=0..6 ZCNV rrrrr0110 lsr r logical shift right Rd (n+1) Rd (n), Rd 0 (0) rrrrr0111 ror r rotation rignt over carry Rd (7) C, Rd (n) Rd (n+1),c Rd (0) ZCNV rrrrr1010 dec r decrement register Rd-- ZNV KKddKKKK adiw w,k add immediate to word Rdh:Rdl Rdh:Rdl + Constant CZHVS KKddKKKK sbiw w,k subtract constant from wordreg. Rdh:Rdl Rdh:Rdl - Constant CZHVS pppppsss cbi p,s clear bit in I/O register I/O(P,b) pppppsss sbic p,s skip, if Bit in I/O reg. Is clear If P(b) ==0 PC PC+ 2, 3 1/2/ pppppsss sbi p,s set bit in I/O register I/O(P,b) pppppsss sbis p,s skip, if bit in I/O reg. Is set If P(b) ==1 PC PC+ 2, 3 1/2/3 Seite 3
4 100111rdddddrrrr mul r,r multiply unsigned R1:R0 RD*Rr ZC PPdddddPPPP in r,p in port Rd Port PPrrrrrPPPP out P,r out to port Port Rr 1 10o0oo0dddddbooo ldd r,b load indirect with displacement Rd [Y+disp], Rd [Z+disp] 2 10o0oo1rrrrrbooo std b,r store indirect with displacement [Y+disp] Rd, [Z+disp] Rd LLLLLLLLLLLL rjmp L relative jump PC PC + k LLLLLLLLLLLL rcall L relative call PC PC + k dddd1111 ser d set register Rd 0xFF KKKKddddKKKK ldi d,m load immidiate Rd K lllllll000 brcs l branch, if C ist set if (C==1) PC PC + k + 1 1/ lllllll000 brlo l branch, if lower if (C==1) PC PC + k + 1 1/ lllllll001 breq l branch, if equal if (Z==1) PC PC + k + 1 1/ lllllll010 brmi l branch, if minus if (N==1) PC PC + k + 1 1/ lllllll011 brvs l branch, if overflow is set if (V==1) PC PC + k + 1 1/ lllllll100 brlt l branch, if less then zero signed if ((N xor V)==1) PC PC + k + 1 1/ lllllll101 brhs l branch, if halfcarry if (H==1) PC PC + k + 1 1/ lllllll110 brts l branch, if T is set if (T==1) PC PC + k + 1 1/ lllllll111 brie l branch, if interrupt enabled if (I==1) PC PC + k + 1 1/ lllllllsss brbs s,l branch, if status flag set if (SREG(s)==1) PC PC + k + 1 1/ lllllll000 brsh l branch, if same or higher if (C==0) PC PC + k + 1 1/ lllllll000 brcc l branch, if carry cleared if (C==0) PC PC + k + 1 1/ lllllll001 brne l branch, if not equal if (Z==0) PC PC + k + 1 1/ lllllll010 brpl l branch, if plus if (N==0) PC PC + k + 1 1/ lllllll011 brvc l branch, if overflow is clear if (V==0) PC PC + k + 1 1/ lllllll100 brge l branch, if geater oder equal, signed if ((N xor V) ==0) PC PC + k + 1 1/ lllllll101 brhc l branch, if halfcarry clear if (H==0) PC PC + k + 1 1/ lllllll110 brtc l branch, if T claer if (T==0) PC PC + k + 1 1/ lllllll111 brid l branch, if interrupt disabled if (I==0) PC PC + k + 1 1/ 2 Seite 4
5 111101lllllllsss brbc s,l branch, if status flag clear if (SREG(s)==0) PC PC + k + 1 1/ ddddd0sss bld r,s bit load from T to register Rd(s) T ddddd0sss bst r,s bit store from register to T T Rd(s) rrrrr0sss sbrc r,s skip, if bit in reg. Is clear If R(b) ==0 PC PC+ 2, 3 1/2/ rrrrr0sss sbrs r,s skip, if bit in reg. Is set If R(b) ==1 PC PC+ 2, 3 1/2/ eijmp Legend: r any register d `ldi' register (r16-r31) v `movw' even register (r0, r2,..., r28, r30) a `fmul' register (r16-r23) w `adiw' register (r24,r26,r28,r30) e pointer registers (X,Y,Z) b base pointer register and displacement ([YZ]+disp) z Z pointer register (for [e]lpm Rd,Z[+]) M immediate value from 0 to 255 n immediate value from 0 to 255 ( n = ~M ). s immediate value from 0 to 7 P Port address value from 0 to 63. (in, out) p Port address value from 0 to??? (cbi, sbi, sbic, sbis) K immediate value from 0 to 63 (used in `adiw', `sbiw') i immediate value l signed pc relative offset from -64 to 63 L signed pc relative offset from to 2047 h absolute code address (call, jmp) S immediate value from 0 to 7 (S = s << 4)? use this opcode entry if no parameters, else use next opcode entry Seite 5
6 Zusammengestellt aus: Manual Atmega8, instruction summery A. Beck, 2010 Atmega8 Maschinenbefehle A. Beck, 04/2010 Seite 6
7 Seite 7
8 T ist ein Bitspeicher für 1 Bit Seite 8
9 Seite 9
10 Seite 10
11 Seite 11
12 Seite 12
Instruction Set. Instruction Set Nomenclature: Status Register (SREG) Registers and Operands
Nomenclature: Status Register (SREG) SREG: Status register C: Carry flag in status register Z: Zero flag in status register N: Negative flag in status register V: Two s complement overflow indicator S:
Building A RISC Microcontroller in an FPGA
Building A RISC Microcontroller in an FPGA Name : Yap Zi He Course : 4 SEL Supervisor : PM Muhammad Mun im Ahmad Zabidi Introduction Reduce Instruction Set Computer (RISC) is a new trend on computer design.
Instruction Set. Instruction Set Nomenclature. Status Register (SREG) Registers and Operands
Instruction Set Nomenclature Status Register (SREG) SREG: Status register C: Carry flag Z: Zero flag N: Negative flag V: Two s complement overflow indicator S: N V, For signed tests H: Half Carry flag
Atmel AVR 8-bit Instruction Set
Atmel AVR 8-bit Instruction Set Instruction Set Nomenclature Status Register (SREG) SREG: Status Register C: Carry Flag Z: Zero Flag N: Negative Flag V: Two s complement overflow indicator S: N V, For
Instruction Set. Instruction Set Nomenclature. Status Register (SREG) Registers and Operands
Instruction Set Nomenclature Status Register (SREG) SREG: Status register C: Carry flag Z: Zero flag N: Negative flag V: Two s complement overflow indicator S: N V, For signed tests H: Half Carry flag
Atmel AVR 8-bit Instruction Set
Atmel AVR 8-bit Instruction Set Instruction Set Nomenclature Status Register (SREG) SREG: Status Register C: Carry Flag Z: Zero Flag N: Negative Flag V: Two s complement overflow indicator S: N V, For
Programming of Microcontrollers in Assembly Language
Brno University of Technology Programming of Microcontrollers in Assembly Language Microprocessor Techniques and Embedded Systems Lecture 2 Dr. Tomas Fryza Contents Basic Architectures in Microprocessor
8085 INSTRUCTION SET
DATA TRANSFER INSTRUCTIONS Opcode Operand Description 8085 INSTRUCTION SET INSTRUCTION DETAILS Copy from source to destination OV Rd, Rs This instruction copies the contents of the source, Rs register
The AVR Microcontroller and C Compiler Co-Design Dr. Gaute Myklebust ATMEL Corporation ATMEL Development Center, Trondheim, Norway
The AVR Microcontroller and C Compiler Co-Design Dr. Gaute Myklebust ATMEL Corporation ATMEL Development Center, Trondheim, Norway Abstract High Level Languages (HLLs) are rapidly becoming the standard
Z80 Instruction Set. Z80 Assembly Language
75 Z80 Assembly Language The assembly language allows the user to write a program without concern for memory addresses or machine instruction formats. It uses symbolic addresses to identify memory locations
THUMB Instruction Set
5 THUMB Instruction Set This chapter describes the THUMB instruction set. Format Summary 5-2 Opcode Summary 5-3 5. Format : move shifted register 5-5 5.2 Format 2: add/subtract 5-7 5.3 Format 3: move/compare/add/subtract
8-bit Microcontroller. Application Note. AVR410: RC5 IR Remote Control Receiver
AVR410: RC5 IR Remote Control Receiver Features Low-cost Compact Design, Only One External Component Requires Only One Controller Pin, Any AVR Device Can be Used Size-efficient Code Introduction Most audio
8-bit Microcontroller with 1K Bytes In-System Programmable Flash. ATtiny13A. Summary
Features High Performance, Low Power AVR 8-Bit Microcontroller Advanced RISC Architecture 120 Powerful Instructions Most Single Clock Cycle Execution 32 x 8 General Purpose Working Registers Fully Static
Chapter 2 Topics. 2.1 Classification of Computers & Instructions 2.2 Classes of Instruction Sets 2.3 Informal Description of Simple RISC Computer, SRC
Chapter 2 Topics 2.1 Classification of Computers & Instructions 2.2 Classes of Instruction Sets 2.3 Informal Description of Simple RISC Computer, SRC See Appendix C for Assembly language information. 2.4
8-bit Atmel Microcontroller with 128KBytes In-System Programmable Flash. ATmega128 ATmega128L. Summary
Features High-performance, Low-power Atmel AVR 8-bit Microcontroller Advanced RISC Architecture 133 Powerful Instructions Most Single Clock Cycle Execution 32 x 8 General Purpose Working Registers + Peripheral
COMPUTERS ORGANIZATION 2ND YEAR COMPUTE SCIENCE MANAGEMENT ENGINEERING JOSÉ GARCÍA RODRÍGUEZ JOSÉ ANTONIO SERRA PÉREZ
COMPUTERS ORGANIZATION 2ND YEAR COMPUTE SCIENCE MANAGEMENT ENGINEERING UNIT 1 - INTRODUCTION JOSÉ GARCÍA RODRÍGUEZ JOSÉ ANTONIO SERRA PÉREZ Unit 1.MaNoTaS 1 Definitions (I) Description A computer is: A
EECS 427 RISC PROCESSOR
RISC PROCESSOR ISA FOR EECS 427 PROCESSOR ImmHi/ ImmLo/ OP Code Rdest OP Code Ext Rsrc Mnemonic Operands 15-12 11-8 7-4 3-0 Notes (* is Baseline) ADD Rsrc, Rdest 0000 Rdest 0101 Rsrc * ADDI Imm, Rdest
MICROPROCESSOR AND MICROCOMPUTER BASICS
Introduction MICROPROCESSOR AND MICROCOMPUTER BASICS At present there are many types and sizes of computers available. These computers are designed and constructed based on digital and Integrated Circuit
Mixing C and assembly language programs Copyright 2007 William Barnekow <[email protected]> All Rights Reserved
Mixing C and assembly language programs Copyright 2007 William Barnekow All Rights Reserved It is sometimes advantageous to call subroutines written in assembly language from programs
AVR Assembler User Guide
Section 4 AVR Assembler User Guide 4.1 Introduction Welcome to the Atmel AVR Assembler. This manual describes the usage of the Assembler. The Assembler covers the whole range of microcontrollers in the
Instruction Set Architecture
Instruction Set Architecture Consider x := y+z. (x, y, z are memory variables) 1-address instructions 2-address instructions LOAD y (r :=y) ADD y,z (y := y+z) ADD z (r:=r+z) MOVE x,y (x := y) STORE x (x:=r)
8-bit Microcontroller. Application Note. AVR201: Using the AVR Hardware Multiplier
AVR201: Using the AVR Hardware Multiplier Features 8- and 16-bit Implementations Signed and Unsigned Routines Fractional Signed and Unsigned Multiply Executable Example Programs Introduction The megaavr
How It All Works. Other M68000 Updates. Basic Control Signals. Basic Control Signals
CPU Architectures Motorola 68000 Several CPU architectures exist currently: Motorola Intel AMD (Advanced Micro Devices) PowerPC Pick one to study; others will be variations on this. Arbitrary pick: Motorola
AVR034: Mixing C and Assembly Code with IAR Embedded Workbench for AVR. 8-bit Microcontroller. Application Note. Features.
AVR034: Mixing C and Assembly Code with IAR Embedded Workbench for AVR Features Passing Variables Between C and Assembly Code Functions Calling Assembly Code Functions from C Calling C Functions from Assembly
1 Classical Universal Computer 3
Chapter 6: Machine Language and Assembler Christian Jacob 1 Classical Universal Computer 3 1.1 Von Neumann Architecture 3 1.2 CPU and RAM 5 1.3 Arithmetic Logical Unit (ALU) 6 1.4 Arithmetic Logical Unit
Z80 Microprocessors Z80 CPU. User Manual UM008006-0714. Copyright 2014 Zilog, Inc. All rights reserved. www.zilog.com
Z80 Microprocessors Z80 CPU UM008006-0714 Copyright 2014 Zilog, Inc. All rights reserved. www.zilog.com ii Warning: DO NOT USE THIS PRODUCT IN LIFE SUPPORT SYSTEMS. LIFE SUPPORT POLICY ZILOG S PRODUCTS
Programmer s Model = model of µc useful to view hardware during execution of software instructions
HC12/S12 Programmer s Model Programmer s Model = model of µc useful to view hardware during execution of software instructions Recall: General Microcontroller/Computer Architecture note: Control Unit &
How To Write A Microsoft Microsoft 8D (Droid) (Program) (Powerbook) (I386) (Microsoft) (Donga) (Opera) And (Dungeo) (Dugeo
CPU08 Central Processor Unit Reference Manual M68HC08 Microcontrollers CPU08RM Rev. 02/2006 freescale.com CPU08 Central Processor Unit Reference Manual To provide the most up-to-date information, the
8-bit Microcontroller with 1K Bytes In-System Programmable Flash. ATtiny13V ATtiny13
Features High Performance, Low Power AVR 8-Bit Microcontroller Advanced RISC Architecture 120 Powerful Instructions Most Single Clock Cycle Execution 32 x 8 General Purpose Working Registers Fully Static
Voltage boost and buck circuits using Atmel AVR Tiny13V for driving a white LED.
Voltage boost and buck circuits using Atmel AVR Tiny13V for driving a white LED. By Steven Weber, KD1JV 1/26/09 The PWM feature of the Tiny13 processor can be used to make a simple voltage boost or buck
Complete 8086 instruction set
Page 1 of 53 Complete 8086 instruction set Quick reference: AAA AAD AAM AAS ADC ADD AND CALL CBW CLC CLD CLI CMC CMP CMPSB CMPSW CWD DAA DAS DEC DIV HLT IDIV IMUL IN INC INT INTO I JA JAE JB JBE JC JCXZ
PART B QUESTIONS AND ANSWERS UNIT I
PART B QUESTIONS AND ANSWERS UNIT I 1. Explain the architecture of 8085 microprocessor? Logic pin out of 8085 microprocessor Address bus: unidirectional bus, used as high order bus Data bus: bi-directional
Microcontroller Basics A microcontroller is a small, low-cost computer-on-a-chip which usually includes:
Microcontroller Basics A microcontroller is a small, low-cost computer-on-a-chip which usually includes: An 8 or 16 bit microprocessor (CPU). A small amount of RAM. Programmable ROM and/or flash memory.
ARM Instruction Set. ARM7TDMI-S Data Sheet. Final - Open Access
4 ARM Instruction Set This chapter describes the ARM instruction set. 4.1 Instruction Set Summary 4-2 4.2 The Condition Field 4-5 4.3 Branch and Exchange (BX) 4-6 4.4 Branch and Branch with Link (B, BL)
Instruction Set Architecture. or How to talk to computers if you aren t in Star Trek
Instruction Set Architecture or How to talk to computers if you aren t in Star Trek The Instruction Set Architecture Application Compiler Instr. Set Proc. Operating System I/O system Instruction Set Architecture
8051 hardware summary
8051 hardware summary 8051 block diagram 8051 pinouts + 5V ports port 0 port 1 port 2 port 3 : dual-purpose (general-purpose, external memory address and data) : dedicated (interfacing to external devices)
Reduced Instruction Set Computer (RISC)
Reduced Instruction Set Computer (RISC) Focuses on reducing the number and complexity of instructions of the ISA. RISC Goals RISC: Simplify ISA Simplify CPU Design Better CPU Performance Motivated by simplifying
Computer Organization and Architecture
Computer Organization and Architecture Chapter 11 Instruction Sets: Addressing Modes and Formats Instruction Set Design One goal of instruction set design is to minimize instruction length Another goal
HC12 Assembly Language Programming
HC12 Assembly Language Programming Programming Model Addressing Modes Assembler Directives HC12 Instructions Flow Charts 1 Assembler Directives In order to write an assembly language program it is necessary
UNIVERSITY OF CALIFORNIA, DAVIS Department of Electrical and Computer Engineering. EEC180B Lab 7: MISP Processor Design Spring 1995
UNIVERSITY OF CALIFORNIA, DAVIS Department of Electrical and Computer Engineering EEC180B Lab 7: MISP Processor Design Spring 1995 Objective: In this lab, you will complete the design of the MISP processor,
ATtiny4 / ATtiny5 / ATtiny9 / ATtiny10. Introduction. Feature. Atmel 8-bit AVR Microcontroller with 512/1024 Bytes In-System Programmable Flash
Atmel 8-bit AVR Microcontroller with 512/1024 Bytes In-System Programmable Flash ATtiny4 / ATtiny5 / ATtiny9 / ATtiny10 DATASHEET COMPLETE Introduction The Atmel ATtiny4/5/9/10 is a low-power CMOS 8-bit
M6800. Assembly Language Programming
M6800 Assembly Language Programming 1 3. MC6802 MICROPROCESSOR MC6802 microprocessor runs in 1MHz clock cycle. It has 64 Kbyte memory address capacity using 16-bit addressing path (A0-A15). The 8-bit data
Lecture 3 Addressing Modes, Instruction Samples, Machine Code, Instruction Execution Cycle
Lecture 3 Addressing Modes, Instruction Samples, Machine Code, Instruction Execution Cycle Contents 3.1. Register Transfer Notation... 2 3.2. HCS12 Addressing Modes... 2 1. Inherent Mode (INH)... 2 2.
Instruction Set. Microcontroller Instruction Set. Instructions that Affect Flag Settings (1) The Instruction Set and Addressing Modes
Microcontroller For interrupt response time information, refer to the hardware description chapter. Instructions that ffect Flag Settings (1) Instruction Flag Instruction Flag C OV C C OV C DD X X X CLR
Z80 Family. CPU User Manual
Z80 Family CPU User Manual User Manual ZiLOG Worldwide Headquarters 532 Race Street San Jose, CA 95126-3432 Telephone: 408.558.8500 Fax: 408.558.8300 www.zilog.com This publication is subject to replacement
Graded ARM assembly language Examples
Graded ARM assembly language Examples These examples have been created to help students with the basics of Keil s ARM development system. I am providing a series of examples that demonstrate the ARM s
150127-Microprocessor & Assembly Language
Chapter 3 Z80 Microprocessor Architecture The Z 80 is one of the most talented 8 bit microprocessors, and many microprocessor-based systems are designed around the Z80. The Z80 microprocessor needs an
AVR1321: Using the Atmel AVR XMEGA 32-bit Real Time Counter and Battery Backup System. 8-bit Microcontrollers. Application Note.
AVR1321: Using the Atmel AVR XMEGA 32-bit Real Time Counter and Battery Backup System Features 32-bit Real Time Counter (RTC) - 32-bit counter - Selectable clock source 1.024kHz 1Hz - Long overflow time
Interrupts and the Timer Overflow Interrupts Huang Sections 6.1-6.4. What Happens When You Reset the HCS12?
Interrupts and the Timer Overflow Interrupts Huang Sections 6.1-6.4 o Using the Timer Overflow Flag to interrupt a delay o Introduction to Interrupts o How to generate an interrupt when the timer overflows
Section 44. CPU with Extended Data Space (EDS)
Section 44. CPU with Extended Data Space (EDS) HIGHLIGHTS This section of the manual contains the following topics: 44.1 Introduction... 44-2 44.2 Programmer s Model... 44-5 44.3 Software Stack Pointer...
M A S S A C H U S E T T S I N S T I T U T E O F T E C H N O L O G Y DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE
M A S S A C H U S E T T S I N S T I T U T E O F T E C H N O L O G Y DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE 1. Introduction 6.004 Computation Structures β Documentation This handout is
CHAPTER 7: The CPU and Memory
CHAPTER 7: The CPU and Memory The Architecture of Computer Hardware, Systems Software & Networking: An Information Technology Approach 4th Edition, Irv Englander John Wiley and Sons 2010 PowerPoint slides
Chapter 9 Computer Design Basics!
Logic and Computer Design Fundamentals Chapter 9 Computer Design Basics! Part 2 A Simple Computer! Charles Kime & Thomas Kaminski 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode)
8-bit Microcontroller with 1K Bytes In-System Programmable Flash. ATtiny13A
Features High Performance, Low Power AVR 8-Bit Microcontroller Advanced RISC Architecture 120 Powerful Instructions Most Single Clock Cycle Execution 32 x 8 General Purpose Working Registers Fully Static
Computer organization
Computer organization Computer design an application of digital logic design procedures Computer = processing unit + memory system Processing unit = control + datapath Control = finite state machine inputs
MACHINE ARCHITECTURE & LANGUAGE
in the name of God the compassionate, the merciful notes on MACHINE ARCHITECTURE & LANGUAGE compiled by Jumong Chap. 9 Microprocessor Fundamentals A system designer should consider a microprocessor-based
Systems I: Computer Organization and Architecture
Systems I: Computer Organization and Architecture Lecture : Microprogrammed Control Microprogramming The control unit is responsible for initiating the sequence of microoperations that comprise instructions.
Step Motor Controller. Application Note. AVR360: Step Motor Controller. Theory of Operation. Features. Introduction
AVR360: Step Motor Controller Features High-Speed Step Motor Controller Interrupt Driven Compact Code (Only 10 Bytes Interrupt Routine) Very High Speed Low Computing Requirement Supports all AVR Devices
8-bit Microcontroller with 16K Bytes In-System Programmable Flash. ATmega162 ATmega162V. Features
查 询 ATMEGA162 供 应 商 Features High-performance, Low-power AVR 8-bit Microcontroller Advanced RISC Architecture 131 Powerful Instructions Most Single-clock Cycle Execution 32 x 8 General Purpose Working
8-bit Microcontroller with 2/4/8K Bytes In-System Programmable Flash. ATtiny24 ATtiny44 ATtiny84
Features High Performance, Low Power AVR 8-Bit Microcontroller Advanced RISC Architecture 120 Powerful Instructions Most Single Clock Cycle Execution 32 x 8 General Purpose Working Registers Fully Static
An Introduction to the ARM 7 Architecture
An Introduction to the ARM 7 Architecture Trevor Martin CEng, MIEE Technical Director This article gives an overview of the ARM 7 architecture and a description of its major features for a developer new
ARM Cortex-M3 Assembly Language
ARM Cortex-M3 Assembly Language When a high level language compiler processes source code, it generates the assembly language translation of all of the high level code into a processor s specific set of
Faculty of Engineering Student Number:
Philadelphia University Student Name: Faculty of Engineering Student Number: Dept. of Computer Engineering Final Exam, First Semester: 2012/2013 Course Title: Microprocessors Date: 17/01//2013 Course No:
U:\montages\dominique\servo\moteur_AV_AR\program\moteur_AV_AR.asm jeudi 28 avril 2011 10:32
Norton Junior Moteur PWM AV - AR pour SLE BRESSUIRE PORTA ------------------------------------------------------- 0 = Entrée Servo 1 = PWM moteur 2 = Strap mode 3 = 4 = 5 = Relay AV - AR $Include 'C:\pemicro\ics08qtqyz\qtqy_registers.inc'
Atmel 8-bit AVR Microcontroller with 2/4/8K Bytes In-System Programmable Flash. ATtiny25/V / ATtiny45/V / ATtiny85/V. Features
Atmel 8-bit AVR Microcontroller with 2/4/8K Bytes In-System Programmable Flash Features High Performance, Low Power AVR 8-Bit Microcontroller Advanced RISC Architecture 120 Powerful Instructions Most Single
Flash Microcontroller. Architectural Overview. Features. Block Diagram. Figure 1. Block Diagram of the AT89C core
Features 8-Bit CPU Optimized for Control Applications Extensive Boolean Processing Capabilities (Single-Bit Logic) On-Chip Flash Program Memory On-Chip Data RAM Bidirectional and Individually Addressable
Introduction to Microcontrollers
Introduction to Microcontrollers Courses 182.064 & 182.074 Vienna University of Technology Institute of Computer Engineering Embedded Computing Systems Group February 26, 2007 Version 1.4 Günther Gridling,
Microprocessor/Microcontroller. Introduction
Microprocessor/Microcontroller Introduction Microprocessor/Microcontroller microprocessor - also known as a CU or central processing unit - is a complete computation engine that is fabricated on a single
Instruction Set Design
Instruction Set Design Instruction Set Architecture: to what purpose? ISA provides the level of abstraction between the software and the hardware One of the most important abstraction in CS It s narrow,
CPU Organization and Assembly Language
COS 140 Foundations of Computer Science School of Computing and Information Science University of Maine October 2, 2015 Outline 1 2 3 4 5 6 7 8 Homework and announcements Reading: Chapter 12 Homework:
ARCompact Instruction Set Architecture. Programmer's Reference
ARC 700 IP Library ARCompact Instruction Set Architecture Programmer's Reference 5115-029 ARCompact Programmer's Reference ARC International European Headquarters ARC International, Verulam Point, Station
Call Subroutine (PC<15:0>) TOS, (W15)+2 W15 (PC<23:16>) TOS, Process data. Write to PC NOP NOP NOP NOP
Section 3. Descriptions CALL Call Subroutine Syntax: {label:} CALL lit23 CALL.S Operands: lit23 [0... 8388606] (PC)+4 PC, (PC) TOS, (W15)+2 W15 (PC) TOS, (W15)+2 W15 lit23 PC, NOP Register.
8-bit Microcontroller with 2K Bytes In-System Programmable Flash. ATtiny2313/V. Preliminary
Features Utilizes the AVR RISC Architecture AVR High-performance and Low-power RISC Architecture 120 Powerful Instructions Most Single Clock Cycle Execution 32 x 8 General Purpose Working Registers Fully
MICROPROCESSOR. Exclusive for IACE Students www.iace.co.in iacehyd.blogspot.in Ph: 9700077455/422 Page 1
MICROPROCESSOR A microprocessor incorporates the functions of a computer s central processing unit (CPU) on a single Integrated (IC), or at most a few integrated circuit. It is a multipurpose, programmable
Comp 255Q - 1M: Computer Organization Lab #3 - Machine Language Programs for the PDP-8
Comp 255Q - 1M: Computer Organization Lab #3 - Machine Language Programs for the PDP-8 January 22, 2013 Name: Grade /10 Introduction: In this lab you will write, test, and execute a number of simple PDP-8
Pipeline Hazards. Structure hazard Data hazard. ComputerArchitecture_PipelineHazard1
Pipeline Hazards Structure hazard Data hazard Pipeline hazard: the major hurdle A hazard is a condition that prevents an instruction in the pipe from executing its next scheduled pipe stage Taxonomy of
l C-Programming l A real computer language l Data Representation l Everything goes down to bits and bytes l Machine representation Language
198:211 Computer Architecture Topics: Processor Design Where are we now? C-Programming A real computer language Data Representation Everything goes down to bits and bytes Machine representation Language
Assembly Language Programming
Assembly Language Programming Assemblers were the first programs to assist in programming. The idea of the assembler is simple: represent each computer instruction with an acronym (group of letters). Eg:
X86-64 Architecture Guide
X86-64 Architecture Guide For the code-generation project, we shall expose you to a simplified version of the x86-64 platform. Example Consider the following Decaf program: class Program { int foo(int
8-bit Microcontroller with 32K/64K/128K Bytes of ISP Flash and CAN Controller AT90CAN32 AT90CAN64 AT90CAN128
Features High-performance, Low-power AVR 8-bit Microcontroller Advanced RISC Architecture 33 Powerful Instructions Most Single Clock Cycle Execution 32 x 8 General Purpose Working Registers + Peripheral
How to use AVR Studio for Assembler Programming
How to use AVR Studio for Assembler Programming Creating your first assembler AVR project Run the AVRStudio program by selecting Start\Programs\Atmel AVR Tools\AVR Studio. You should see a screen like
Chapter 7D The Java Virtual Machine
This sub chapter discusses another architecture, that of the JVM (Java Virtual Machine). In general, a VM (Virtual Machine) is a hypothetical machine (implemented in either hardware or software) that directly
8-bit Microcontroller with 8K Bytes In-System Programmable Flash. ATmega8515 ATmega8515L
Features High-performance, Low-power AVR 8-bit Microcontroller RISC Architecture 130 Powerful Instructions Most Single Clock Cycle Execution 32 x 8 General Purpose Working Registers Fully Static Operation
BASIC COMPUTER ORGANIZATION AND DESIGN
1 BASIC COMPUTER ORGANIZATION AND DESIGN Instruction Codes Computer Registers Computer Instructions Timing and Control Instruction Cycle Memory Reference Instructions Input-Output and Interrupt Complete
ATmega8A. Introduction. Features. 8-bit AVR Microcontroller DATASHEET COMPLETE
8-bit AVR Microcontroller ATmega8A DATASHEET COMPLETE Introduction The Atmel ATmega8A is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions
ATmega16U4/ATmega32U4
ATmega6U4/ATmega32U4 8-bit Microcontroller with 6/32 Bytes of ISP Flash and USB Controller DATASHEET Features High Performance, Low Power AVR 8-Bit Microcontroller Advanced RISC Architecture 35 Powerful
CPU Performance Equation
CPU Performance Equation C T I T ime for task = C T I =Average # Cycles per instruction =Time per cycle =Instructions per task Pipelining e.g. 3-5 pipeline steps (ARM, SA, R3000) Attempt to get C down
Central Processing Unit (CPU)
Central Processing Unit (CPU) CPU is the heart and brain It interprets and executes machine level instructions Controls data transfer from/to Main Memory (MM) and CPU Detects any errors In the following
8-bit Microcontroller with 2K Bytes Flash. ATtiny26 ATtiny26L
Features High-performance, Low-power AVR 8-bit Microcontroller RISC Architecture 118 Powerful Instructions Most Single Clock Cycle Execution 32 x 8 General Purpose Working Registers Fully Static Operation
8-bit Microcontroller with 4/8/16/32K Bytes In-System Programmable Flash. ATmega48PA ATmega88PA ATmega168PA ATmega328P
Features High Performance, Low Power AVR 8-Bit Microcontroller Advanced RISC Architecture 131 Powerful Instructions Most Single Clock Cycle Execution 32 x 8 General Purpose Working Registers Fully Static
8-bit RISC Microcontroller. Application Note. AVR236: CRC Check of Program Memory
AVR236: CRC Check of Program Memory Features CRC Generation and Checking of Program Memory Supports all AVR Controllers with LPM Instruction Compact Code Size, 44 Words (CRC Generation and CRC Checking)
BCD (ASCII) Arithmetic. Where and Why is BCD used? Packed BCD, ASCII, Unpacked BCD. BCD Adjustment Instructions AAA. Example
BCD (ASCII) Arithmetic We will first look at unpacked BCD which means strings that look like '4567'. Bytes then look like 34h 35h 36h 37h OR: 04h 05h 06h 07h x86 processors also have instructions for packed
6800 Basics. By Ruben Gonzalez
6800 Basics By Ruben Gonzalez 6800 Processor Uses 8 bit words Has addressable main memory of 64k Has Memory Mapped I/O and interrupts The 6800 has the following main registers: 8- bit Accumulator A (AccA)
8-bit Microcontroller with 2/4/8K Bytes In-System Programmable Flash. ATtiny261/V* ATtiny461/V ATtiny861/V. *Mature
Features High Performance, Low Power AVR 8-Bit Microcontroller Advanced RISC Architecture 123 Powerful Instructions Most Single Clock Cycle Execution 32 x 8 General Purpose Working Registers Fully Static
Instruction Set Reference
2015.04.02 Set Reference NII51017 Subscribe This section introduces the Nios II instruction word format and provides a detailed reference of the Nios II instruction set. Word Formats There are three types
Q. Consider a dynamic instruction execution (an execution trace, in other words) that consists of repeats of code in this pattern:
Pipelining HW Q. Can a MIPS SW instruction executing in a simple 5-stage pipelined implementation have a data dependency hazard of any type resulting in a nop bubble? If so, show an example; if not, prove
Advanced Computer Architecture-CS501. Computer Systems Design and Architecture 2.1, 2.2, 3.2
Lecture Handout Computer Architecture Lecture No. 2 Reading Material Vincent P. Heuring&Harry F. Jordan Chapter 2,Chapter3 Computer Systems Design and Architecture 2.1, 2.2, 3.2 Summary 1) A taxonomy of
Poor Man s A/D Converter By Dave Wissel at Wave Technology
Poor Man s A/D Converter By Dave Wissel at Wave Technology Years ago some of the then-old engineers working in the cost-completive area of consumer electronics told me, If it can t be done with a handful