INTERNATIONAL JOURNAL OF APPLIED ENGINEERING RESEARCH, DINDIGUL Volume 2, No 1, 2011

Size: px
Start display at page:

Download "INTERNATIONAL JOURNAL OF APPLIED ENGINEERING RESEARCH, DINDIGUL Volume 2, No 1, 2011"

Transcription

1 FPGA implementation of a fuzzy logic based handoff controller for microcellular mobile networks Dayal C. Sati 1, Pardeep Kumar 2, Yogesh Misra 3 1,2 Department of Electronics & Communication Engineering, B.R.C.M. College of Engineering & Technology, Bahal, Haryana , India 3 Department of Electronics & Communication Engineering, Mody Institute of Technology and Science (Deemed University), Laxmangarh, Rajasthan , India dayalsati@gmail.com ABSTRACT In mobile cellular systems the handoff is a very important process, which refers to a mechanism that transfers an ongoing call from one Base Station (BS) to another. The performance of the handover mechanism is very important to maintain the desired Quality of Service (QoS). The conventional handoff decisions are normally signal strength based, which are not suitable for modern small sized microcellular networks. In order to maintain reliable communication in a microcellular system new and better handoff algorithms must be needed to keep QoS as high as possible. Handoff algorithms, based on soft computing techniques such as Fuzzy Logic, Neural Networks etc can be used for the same purpose. The purpose of this work is to design and implement a Fuzzy Logic based Handoff controller on an FPGA. The tools used are: MATLAB for designing FIS and Xilinx 9.2i for FPGA implementation. Keywords: Handoff, FPGA, Soft Computing, QoS, Fuzzy Logic. 1. Introduction During the last few years wireless networks have been a very active research area (Leonard Barolli, 2008). In cellular networks it is required to perform handoff successfully and as fast as possible to provide reasonable Quality of service (QoS) levels to the end users. Handoff in the older generation systems was not difficult to achieve efficiently as the cell size in those systems taken large enough, but in modern cellular systems the cell size is kept small to accommodate maximum users by implementing frequency reuse concept. In the case of the smaller cell size with increased probability of the mobile system (MS) crossing a cell boundary, the handoff decision becomes more challenging. This problem becomes further complicated by the fact that there is an overlap of the signals from different base stations in the vicinity of the cell boundary. Therefore Soft Computing approaches based on Genetic Algorithm (GA), Fuzzy Logic (FL), Artificial Neural Networks (ANN) can prove to be efficient for next generation wireless networks. Fuzzy techniques are becoming an attractive approach to handle uncertain, imprecise, or unmodeled data in solving control and intelligent decision making problems (Mamun Bin Ibne Reaz, 2002). The application of fuzzy technologies into real time control problems demands the development of efficient hardware implementations of fuzzy inference mechanisms. Fuzzy controllers are traditionally implemented in a microprocessor but dedicated VLSI chips have also been developed (Michael Mc Kenna and B.M. Wilamowski, 52

2 2001). The purpose of this work is to implement a fuzzy control system in a FPGA and to have resulted control surface as smooth as possible 2. Conventional Handoff Algorithms Normally signal strength based measurements are considered due to its simplicity. The conventional handoff decision compares the Received signal strength (RSS) from the serving base station with that from one of the target base station, using a constant handoff threshold (also called handoff margin) (Nasıf Ekiz, et.al., 2005). However the fluctuations of signal strength causes ping pong effect. Some of the main signal strength metrices used to support handoff decisions are: Relative signal strength, Relative signal strength with threshold, Relative signal strength with hysteresis, Relative signal strength with threshold and hysteresis. Figure 1: Conventional handoff based on RSS (Nasıf Ekiz, et.al., 2005) The conventional RSS based handoff method selects the Base station (BS) with strongest received signal at all times. In figure 1 the hand off would occur at point A (Nasıf Ekiz, et.al., 2005). This method is observed many unnecessary handoffs even when the signal strength of the current BS is still at an acceptable level, which results poor quality of service (QOS) of the whole system. 3. Proposed fuzzy Logic based Handoff Controller Figure 2 shows the structure of the proposed fuzzy inference system for designing the handoff controller. The three input parameters which we have considered are: Distance between Base station (BS) & Mobile station (MS), Received Signal Strength (RSS) and Network Load. The only output parameter of the fuzzy inference system is Handoff Decision. In our proposed model the range for distance between base station and mobile station is taken 0 to 8 km., the range for received signal strength is taken 0 to 10 mw and the range for network load i.e. number of users in the cell is taken 0 to 15. The membership functions of input parameters for the proposed fuzzy logic controlled handoff mechanism are shown in 53

3 figure 3, 4 and 5. The output parameter i.e. fuzzy handoff decision (FHD) is divided in four levels: Handoff, Be careful, Wait and No handoff. Distance between BS & MS Received Signal Strength (RSS) FUZZIFIER FUZZY INFERENCE ENGINE DE FUZZIFIER Handoff Decision Network Load FUZZY RULE BASE Figure 2: Block diagram proposed fuzzy logic based handoff controller In order to design a fuzzy logic system the following steps are used: 1. Identify the inputs and outputs using linguistic variables. In this step we have to define the number of inputs and output terms linguistically. 2. Assign membership functions to the variables. In this step we will assign membership functions to the input and output variables. 3. Build a rule base. In this step we will build a rule base between input and output variables. The rule base in a fuzzy system takes the form of IF AND OR, THEN with the operations AND, OR, etc. Figure 3: Membership functions of Distance between BS & MS 54

4 Figure 4: Membership functions of Received Signal Strength (RSS) Figure 5: Membership functions of Network Load Data to the fuzzy system is first applied to the fuzzifier, which takes the inputs and fuzzified the information [2].The fuzzified information is then passed to the fuzzy Inference Engine. The Inference Engine will take the fuzzified input and perform operations on it according to the Fuzzy Rules. These operations will produce output fuzzy sets for each fired rule. The Output of Inference Engine will be passed to the Defuzzifier. The Defuzzifier will compute a crisp value, i.e., converts the fuzzy domain back to the real world domain. There are several methods for defuzzification such as left max operation, right max operation, center of gravity etc. The Center of Gravity (COG) technique is mostly used method for defuzzification. The fuzzy rule base (FRB) for the proposed Mamdani s FIS model for handoff mechanism is shown in Table 1. Total 27 rules are formulated based on the different combinations of the 3 input parameters and 1 output parameter. The rules have the form like: IF Condition 55

5 THEN Control action. The fuzzy IF THEN rules provide knowledge base to the system and decides whether handoff is necessary or not. Table 1: Fuzzy Rule Base for Proposed Handoff Controller Rule No. DISTANCE RSS NETWORK LOAD HANDOFF STATUS 1 Near Strong High Wait 2 Near Strong Medium No Handoff 3 Near Strong Low No Handoff 4 Near Medium High Wait 5 Near Medium Medium No Handoff 6 Near Medium Low No Handoff 7 Near Weak High Handoff 8 Near Weak Medium Wait 9 Near Weak Low Wait 10 Medium Strong High Be Careful 11 Medium Strong Medium No Handoff 12 Medium Strong Low No Handoff 13 Medium Medium High Handoff 14 Medium Medium Medium Wait 15 Medium Medium Low No Handoff 16 Medium Weak High Handoff 17 Medium Weak Medium Be Careful 18 Medium Weak Low Wait 19 Far Strong High Handoff 20 Far Strong Medium Be Careful 21 Far Strong Low No Handoff 22 Far Medium High Handoff 23 Far Medium Medium Be Careful 24 Far Medium Low Wait 25 Far Weak High Handoff 26 Far Weak Medium Handoff 27 Far Weak Low Handoff 56

6 Figure 6: Rule Viewer for the proposed system Figure 7: Surface curve between Distance, RSS & Handoff Decision Figure 8: Surface curve between Network Load, RSS & Handoff Decision 57

7 4. Implementation of Proposed Fuzzy Handoff Controller on FPGA 4.1 Overview The application of fuzzy technologies into real time control problems demands the development of efficient hardware implementations of fuzzy inference mechanisms (Mamun Bin Ibne Reaz and Md. Saiur Rahman, 2002). A Field Programmable Gate Array (FPGA) may be a good solution for it. FPGA is a digital integrated circuit that can be programmed to do any type of digital function. There are three main advantages of an FPGA over a microprocessor chip for fuzzy systems (Michael Mc Kenna and B.M. Wilamowski, 2001): (1) An FPGA has the ability to be reprogrammed on the site (2) An FPGA used as a fuzzy controller will be semicustom hardware (3) The FPGA will operate faster than a microprocessor chip. FPGAs are programmed using support software and Once they are programmed, they can be disconnected from the computer and will retain their functionality until the power is removed from the chip. A Read Only Memory (ROM) type of a chip that is connected to the FPGA s programmable inputs can also program the FPGA upon power up (Mamun Bin Ibne Reaz and Md. Saiur Rahman, 2002 and Michael Mc Kenna, B.M. Wilamowski, 2001).The figure 9 shows the block diagram of the process of implementing the designed fuzzy handoff controller on FPGA. Distance RSS Network Load Distance Fuzzifier RSS Fuzzifier Network Load Fuzzifier Near Medium Far Weak Medium Strong FPG A Low Medium Rule Matrix Fuzzifier (on FPGA) R Handoff Be Carefull Wait NO Handoff High 3 June 2011 D.C.SATI (09 ECE 305) VHDL Model Figure 9: Block diagram of fuzzy controller on FPGA There are many ways for writing VHDL Model viz. Behavior Model, Data Flow Model and Structure Model. We have used Behavior Model for writing the VHDL code for the Fuzzy Logic Based Handoff Controller for Wireless Mobile Networks. The VHDL Code of the system is available with the authors. 58

8 4.3 Simulation The functionality of the proposed system is verified from the waveform generated by the simulation tool. The simulation tool used for the simulation is ISE Simulator (VHDL/Verilog). Simulated waveform of the system which is obtained after experiment is shown in Figure 10. Figure 10: Simulated waveform of the proposed fuzzy handoff controller 4.3 Synthesis For the designated hardware realization, the VHDL code is synthesized. Xilinx s XST Tool is used for the purpose of synthesis. Technology schematic generated after synthesis is shown in Figure 11. Figure 11: Technology schematic of the proposed fuzzy handoff controller 4.4 Implementation 59

9 The Target device (FPGA) used for implementation of the proposed system is XILINX s SPARTAN 3 XC3S200 FT256 5.Result of a Place & Route Tool after placement and routing of various logic blocks in XILINX s SPARTAN 3 XC3S200 5 FT256 is shown in figure 12. This work is done at the VLSI and ECAD Laboratory of B.R.C.M. CET, Bahal, Haryana(India).The lab set up for the implementation of fuzzy logic based handoff controller in XILINX s SPARTAN 3. C3S200 5 FT256 is shown in Figure 13. Figure 12: Architecture view of proposed system on FPGA. 5. Results Figure 13: Lab setup for the FPGA implementation of the proposed system The device utilization summary and timing report for implementation of proposed fuzzy logic based handoff controller is given below: 5.1 Device utilization summary: Optimization Goal Selected Device : Speed : 3s200ft256 5 Number of Slices : 20 out of % Number of 4 input LUTs : 36 out of % Number of bonded IOBs : 13 out of 173 6% IOB Flip Flops : Timing Report Speed Grade : 5 Minimum period Minimum input arrival time before clock : No path found : 6.153ns Maximum output required time after clock : 6.141ns Maximum combinational path delay : No path found 60

10 5.3 Total memory used : kilobytes 6. Conclusion The need of the day is to develop the systems with flexibility in programming. The advantage of designing with VHDL is that when in future technology advances then same design can be used because VHDL is a technology independent language. Here we have designed, simulate and finally implement the proposed fuzzy logic based handoff controller on FPGA. The proposed system can be reconfigured and additional features can be incorporated with increasing need of the end users and providing better quality of service, by adding additional parameters. 7. References 1. Chandrasekhar G. Patil, Mahesh T. Kolte (January June 2011), An Approach for Optimization of Handoff Algorithm Using Fuzzy Logic System, International Journal of Computer Science and Communication 2(1), pp George Edwards and Ravi Shankar (1995), Handoff using Fuzzy Logic, /95 IEEE Proceeding. 3. L.A. Zadeh(1965), Fuzzy sets, Information and Control 8, pp Leonard Barolli, Fatos Xhafa, Arjan Durresi, Akio Koyama (2008), A Fuzzybased Handover System for Avoiding Ping Pong Effect in Wireless Cellular Networks International Conference on Parallel Processing, IEEE DOI /ICPP W Mamun Bin Ibne Reaz and Md. Saiur Rahman (26 28 December 2002), FPGA Realization of Fuzzy Based Subway Train Braking System ICECE Meriem Kassar, Brigitte Kervella, and Guy Pujolle. (2008), An Intelligent Handover Management System for Future Generation Wireless Networks, EURASIP Journal on Wireless Communications and Networking, Article ID Michael Mc Kenna and B.M. Wilamowski. (2001), Implementing a Fuzzy System on a Field Programmable Gate Array, IEEE / N. Nasser, A. Hasswa, H. Hassanein, "Handoffs in Fourth Generation Heterogeneous Networks", IEEE Communication Magazine, 44(10). 9. Nasıf Ekiz, Tara Salih, Sibel Kuçukoner, and Kemal Fidanboylu, 2005, An Overview of Handoff Techniques in Cellular Networks, World Academy of Science, Engineering and Technology. 10. Y. Kinoshita and Y. Omata (1992), Advanced Handoff Control Using Fuzzy Inference for Indoor Radio Sytems, IEEE 4th VTC, 2, pp

11 11. Dibyayan Das Sharma, Anshu Kumari and Pushplata, (2011), FPGA Based hardware Realization of DCT II Independent Update Algorithm for Image Processing Applications, International Journal of Computational Engineering & Management, 13, pp

Real Time Traffic Balancing in Cellular Network by Multi- Criteria Handoff Algorithm Using Fuzzy Logic

Real Time Traffic Balancing in Cellular Network by Multi- Criteria Handoff Algorithm Using Fuzzy Logic Real Time Traffic Balancing in Cellular Network by Multi- Criteria Handoff Algorithm Using Fuzzy Logic Solomon.T.Girma 1, Dominic B. O. Konditi 2, Edward N. Ndungu 3 1 Department of Electrical Engineering,

More information

How To Fix A 3 Bit Error In Data From A Data Point To A Bit Code (Data Point) With A Power Source (Data Source) And A Power Cell (Power Source)

How To Fix A 3 Bit Error In Data From A Data Point To A Bit Code (Data Point) With A Power Source (Data Source) And A Power Cell (Power Source) FPGA IMPLEMENTATION OF 4D-PARITY BASED DATA CODING TECHNIQUE Vijay Tawar 1, Rajani Gupta 2 1 Student, KNPCST, Hoshangabad Road, Misrod, Bhopal, Pin no.462047 2 Head of Department (EC), KNPCST, Hoshangabad

More information

Design and FPGA Implementation of a Novel Square Root Evaluator based on Vedic Mathematics

Design and FPGA Implementation of a Novel Square Root Evaluator based on Vedic Mathematics International Journal of Information & Computation Technology. ISSN 0974-2239 Volume 4, Number 15 (2014), pp. 1531-1537 International Research Publications House http://www. irphouse.com Design and FPGA

More information

9/14/2011 14.9.2011 8:38

9/14/2011 14.9.2011 8:38 Algorithms and Implementation Platforms for Wireless Communications TLT-9706/ TKT-9636 (Seminar Course) BASICS OF FIELD PROGRAMMABLE GATE ARRAYS Waqar Hussain firstname.lastname@tut.fi Department of Computer

More information

An ANN Based Call Handoff Management Scheme for Mobile Cellular Network

An ANN Based Call Handoff Management Scheme for Mobile Cellular Network An ANN Based Call Handoff Management Scheme for Mobile Cellular Network P. P. Bhattacharya 1,Ananya Sarkar 2, IndranilSarkar 3,Subhajit Chatterjee 4 1 Department of ECE, Faculty of Engineering and Technology,

More information

Applications of algorithms for image processing using programmable logic

Applications of algorithms for image processing using programmable logic Applications of algorithms for image processing using programmable logic Presented by: Nikolay Nenov, M. Sc. Ph. D. Student at the Technical University of Sofia E-mail: nenov@mail.bg Research director:

More information

Implementation and Design of AES S-Box on FPGA

Implementation and Design of AES S-Box on FPGA International Journal of Research in Engineering and Science (IJRES) ISSN (Online): 232-9364, ISSN (Print): 232-9356 Volume 3 Issue ǁ Jan. 25 ǁ PP.9-4 Implementation and Design of AES S-Box on FPGA Chandrasekhar

More information

Implementation of Modified Booth Algorithm (Radix 4) and its Comparison with Booth Algorithm (Radix-2)

Implementation of Modified Booth Algorithm (Radix 4) and its Comparison with Booth Algorithm (Radix-2) Advance in Electronic and Electric Engineering. ISSN 2231-1297, Volume 3, Number 6 (2013), pp. 683-690 Research India Publications http://www.ripublication.com/aeee.htm Implementation of Modified Booth

More information

FPGA Implementation of an Advanced Traffic Light Controller using Verilog HDL

FPGA Implementation of an Advanced Traffic Light Controller using Verilog HDL FPGA Implementation of an Advanced Traffic Light Controller using Verilog HDL B. Dilip, Y. Alekhya, P. Divya Bharathi Abstract Traffic lights are the signaling devices used to manage traffic on multi-way

More information

Design and Analysis of Parallel AES Encryption and Decryption Algorithm for Multi Processor Arrays

Design and Analysis of Parallel AES Encryption and Decryption Algorithm for Multi Processor Arrays IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 5, Issue, Ver. III (Jan - Feb. 205), PP 0- e-issn: 239 4200, p-issn No. : 239 497 www.iosrjournals.org Design and Analysis of Parallel AES

More information

IMPLEMENTATION OF FUZZY EXPERT COOLING SYSTEM FOR CORE2DUO MICROPROCESSORS AND MAINBOARDS. Computer Education, Konya, 42075, Turkey

IMPLEMENTATION OF FUZZY EXPERT COOLING SYSTEM FOR CORE2DUO MICROPROCESSORS AND MAINBOARDS. Computer Education, Konya, 42075, Turkey IMPLEMENTATION OF FUZZY EXPERT COOLING SYSTEM FOR CORE2DUO MICROPROCESSORS AND MAINBOARDS Kürşat ZÜHTÜOĞULLARI*,, Novruz ALLAHVERDİ, İsmail SARITAŞ Selcuk University Technical Education Faculty, Department

More information

A Fuzzy-Based Speed Control of DC Motor Using Combined Armature Voltage and Field Current

A Fuzzy-Based Speed Control of DC Motor Using Combined Armature Voltage and Field Current 3rd IFAC International Conference on Intelligent Control and Automation Science. A Fuzzy-Based Speed Control of DC Motor Using Combined Armature Voltage and Field Current A. A. Sadiq* G. A. Bakare* E.

More information

Reconfigurable Low Area Complexity Filter Bank Architecture for Software Defined Radio

Reconfigurable Low Area Complexity Filter Bank Architecture for Software Defined Radio Reconfigurable Low Area Complexity Filter Bank Architecture for Software Defined Radio 1 Anuradha S. Deshmukh, 2 Prof. M. N. Thakare, 3 Prof.G.D.Korde 1 M.Tech (VLSI) III rd sem Student, 2 Assistant Professor(Selection

More information

Fuzzy Logic Based Revised Defect Rating for Software Lifecycle Performance. Prediction Using GMR

Fuzzy Logic Based Revised Defect Rating for Software Lifecycle Performance. Prediction Using GMR BIJIT - BVICAM s International Journal of Information Technology Bharati Vidyapeeth s Institute of Computer Applications and Management (BVICAM), New Delhi Fuzzy Logic Based Revised Defect Rating for Software

More information

The Vertical Handoff Algorithm using Fuzzy Decisions in Cellular Phone Networks

The Vertical Handoff Algorithm using Fuzzy Decisions in Cellular Phone Networks International Journal of Electronics Engineering, 2(), 200, pp. 29-34 The Vertical Handoff Algorithm using Fuzzy Decisions in Cellular Phone Networks Chandrashekhar G.Patil & R.D.Kharadkar 2 Department

More information

Detection of DDoS Attack Scheme

Detection of DDoS Attack Scheme Chapter 4 Detection of DDoS Attac Scheme In IEEE 802.15.4 low rate wireless personal area networ, a distributed denial of service attac can be launched by one of three adversary types, namely, jamming

More information

Leran Wang and Tom Kazmierski {lw04r,tjk}@ecs.soton.ac.uk

Leran Wang and Tom Kazmierski {lw04r,tjk}@ecs.soton.ac.uk BMAS 2005 VHDL-AMS based genetic optimization of a fuzzy logic controller for automotive active suspension systems Leran Wang and Tom Kazmierski {lw04r,tjk}@ecs.soton.ac.uk Outline Introduction and system

More information

Modeling Latches and Flip-flops

Modeling Latches and Flip-flops Lab Workbook Introduction Sequential circuits are digital circuits in which the output depends not only on the present input (like combinatorial circuits), but also on the past sequence of inputs. In effect,

More information

Design and Implementation of Vending Machine using Verilog HDL

Design and Implementation of Vending Machine using Verilog HDL 2011 2nd International Conference on Networking and Information Technology IPCSIT vol.17 (2011) (2011) IACSIT Press, Singapore Design and Implementation of Vending Machine using Verilog HDL Muhammad Ali

More information

A FUZZY LOGIC APPROACH FOR SALES FORECASTING

A FUZZY LOGIC APPROACH FOR SALES FORECASTING A FUZZY LOGIC APPROACH FOR SALES FORECASTING ABSTRACT Sales forecasting proved to be very important in marketing where managers need to learn from historical data. Many methods have become available for

More information

ON SUITABILITY OF FPGA BASED EVOLVABLE HARDWARE SYSTEMS TO INTEGRATE RECONFIGURABLE CIRCUITS WITH HOST PROCESSING UNIT

ON SUITABILITY OF FPGA BASED EVOLVABLE HARDWARE SYSTEMS TO INTEGRATE RECONFIGURABLE CIRCUITS WITH HOST PROCESSING UNIT 216 ON SUITABILITY OF FPGA BASED EVOLVABLE HARDWARE SYSTEMS TO INTEGRATE RECONFIGURABLE CIRCUITS WITH HOST PROCESSING UNIT *P.Nirmalkumar, **J.Raja Paul Perinbam, @S.Ravi and #B.Rajan *Research Scholar,

More information

University of St. Thomas ENGR 230 ---- Digital Design 4 Credit Course Monday, Wednesday, Friday from 1:35 p.m. to 2:40 p.m. Lecture: Room OWS LL54

University of St. Thomas ENGR 230 ---- Digital Design 4 Credit Course Monday, Wednesday, Friday from 1:35 p.m. to 2:40 p.m. Lecture: Room OWS LL54 Fall 2005 Instructor Texts University of St. Thomas ENGR 230 ---- Digital Design 4 Credit Course Monday, Wednesday, Friday from 1:35 p.m. to 2:40 p.m. Lecture: Room OWS LL54 Lab: Section 1: OSS LL14 Tuesday

More information

Optimising the resource utilisation in high-speed network intrusion detection systems.

Optimising the resource utilisation in high-speed network intrusion detection systems. Optimising the resource utilisation in high-speed network intrusion detection systems. Gerald Tripp www.kent.ac.uk Network intrusion detection Network intrusion detection systems are provided to detect

More information

Floating Point Fused Add-Subtract and Fused Dot-Product Units

Floating Point Fused Add-Subtract and Fused Dot-Product Units Floating Point Fused Add-Subtract and Fused Dot-Product Units S. Kishor [1], S. P. Prakash [2] PG Scholar (VLSI DESIGN), Department of ECE Bannari Amman Institute of Technology, Sathyamangalam, Tamil Nadu,

More information

Automatic Ration Material Distributions and Payment System Based on GSM and RFID Technology

Automatic Ration Material Distributions and Payment System Based on GSM and RFID Technology Automatic Ration Material Distributions and Payment System Based on GSM and RFID Technology R. Senthil Kumar [1] Assistant professor, Dept. of ECE Jay Shriram Group of Institutions, Tirupur prof.senthilramalingam@gmail.com

More information

SoC Curricula at Tallinn Technical University

SoC Curricula at Tallinn Technical University SoC Curricula at Tallinn Technical University Margus Kruus, Kalle Tammemäe, Peeter Ellervee Tallinn Technical University Phone: +372-6202250, Fax: +372-6202246 kruus@cc.ttu.ee nalle@cc.ttu.ee lrv@cc.ttu.ee

More information

From Concept to Production in Secure Voice Communications

From Concept to Production in Secure Voice Communications From Concept to Production in Secure Voice Communications Earl E. Swartzlander, Jr. Electrical and Computer Engineering Department University of Texas at Austin Austin, TX 78712 Abstract In the 1970s secure

More information

White Paper FPGA Performance Benchmarking Methodology

White Paper FPGA Performance Benchmarking Methodology White Paper Introduction This paper presents a rigorous methodology for benchmarking the capabilities of an FPGA family. The goal of benchmarking is to compare the results for one FPGA family versus another

More information

FLBVFT: A Fuzzy Load Balancing Technique for Virtualization and Fault Tolerance in Cloud

FLBVFT: A Fuzzy Load Balancing Technique for Virtualization and Fault Tolerance in Cloud 2015 (8): 131-135 FLBVFT: A Fuzzy Load Balancing Technique for Virtualization and Fault Tolerance in Cloud Rogheyeh Salehi 1, Alireza Mahini 2 1. Sama technical and vocational training college, Islamic

More information

Chapter 2 Logic Gates and Introduction to Computer Architecture

Chapter 2 Logic Gates and Introduction to Computer Architecture Chapter 2 Logic Gates and Introduction to Computer Architecture 2.1 Introduction The basic components of an Integrated Circuit (IC) is logic gates which made of transistors, in digital system there are

More information

Xilinx ISE. <Release Version: 10.1i> Tutorial. Department of Electrical and Computer Engineering State University of New York New Paltz

Xilinx ISE. <Release Version: 10.1i> Tutorial. Department of Electrical and Computer Engineering State University of New York New Paltz Xilinx ISE Tutorial Department of Electrical and Computer Engineering State University of New York New Paltz Fall 2010 Baback Izadi Starting the ISE Software Start ISE from the

More information

MISSING NEIGHBOR ANALYSIS

MISSING NEIGHBOR ANALYSIS MISSING NEIGHBOR ANALYSIS For WiMAX networks? WIMAX HANDOVER TYPES MISSING NEIGHBORS HOW TO IDENTIFY MISSING NEIGHBORS 1. WiMAX Handovers All mobile wireless technologies require handovers to allow the

More information

Computational Intelligence Introduction

Computational Intelligence Introduction Computational Intelligence Introduction Farzaneh Abdollahi Department of Electrical Engineering Amirkabir University of Technology Fall 2011 Farzaneh Abdollahi Neural Networks 1/21 Fuzzy Systems What are

More information

A Compact FPGA Implementation of Triple-DES Encryption System with IP Core Generation and On-Chip Verification

A Compact FPGA Implementation of Triple-DES Encryption System with IP Core Generation and On-Chip Verification Proceedings of the 2010 International Conference on Industrial Engineering and Operations Management Dhaka, Bangladesh, January 9 10, 2010 A Compact FPGA Implementation of Triple-DES Encryption System

More information

A Fuzzy Logic Based Approach for Selecting the Software Development Methodologies Based on Factors Affecting the Development Strategies

A Fuzzy Logic Based Approach for Selecting the Software Development Methodologies Based on Factors Affecting the Development Strategies Available online www.ejaet.com European Journal of Advances in Engineering and Technology, 2015, 2(7): 70-75 Research Article ISSN: 2394-658X A Fuzzy Logic Based Approach for Selecting the Software Development

More information

Efficient Interconnect Design with Novel Repeater Insertion for Low Power Applications

Efficient Interconnect Design with Novel Repeater Insertion for Low Power Applications Efficient Interconnect Design with Novel Repeater Insertion for Low Power Applications TRIPTI SHARMA, K. G. SHARMA, B. P. SINGH, NEHA ARORA Electronics & Communication Department MITS Deemed University,

More information

HandoffHandoverMechanismforMobilityImprovementinWirelessCommunication. Handoff / Handover Mechanism for Mobility Improvement in Wireless Communication

HandoffHandoverMechanismforMobilityImprovementinWirelessCommunication. Handoff / Handover Mechanism for Mobility Improvement in Wireless Communication Global Journal of Researches in Engineering Electrical and Electronics Engineering Volume 13 Issue 16 Version 1.0 Year 2013 Type: Double Blind Peer Reviewed International Research Journal Publisher: Global

More information

FPGA Design of Reconfigurable Binary Processor Using VLSI

FPGA Design of Reconfigurable Binary Processor Using VLSI ISSN (Online) : 2319-8753 ISSN (Print) : 2347-6710 International Journal of Innovative Research in Science, Engineering and Technology Volume 3, Special Issue 3, March 2014 2014 International Conference

More information

ANN Based Fault Classifier and Fault Locator for Double Circuit Transmission Line

ANN Based Fault Classifier and Fault Locator for Double Circuit Transmission Line International Journal of Computer Sciences and Engineering Open Access Research Paper Volume-4, Special Issue-2, April 2016 E-ISSN: 2347-2693 ANN Based Fault Classifier and Fault Locator for Double Circuit

More information

Network Selection Using TOPSIS in Vertical Handover Decision Schemes for Heterogeneous Wireless Networks

Network Selection Using TOPSIS in Vertical Handover Decision Schemes for Heterogeneous Wireless Networks www.ijcsi.org 400 Network Selection Using TOPSIS in Vertical Handover Decision Schemes for Heterogeneous Wireless Networks K.Savitha 1, DR.C.Chandrasekar 2 1 Research Scholar, Periyar University Salem,

More information

FPGA Implementation of Boolean Neural Networks using UML

FPGA Implementation of Boolean Neural Networks using UML FPGA Implementation of Boolean Neural Networks using UML Roman Kohut,, Bernd Steinbach, Dominik Fröhlich Freiberg University of Mining and Technology Institute of Computer Science Freiberg (Sachs), Germany

More information

International Association of Scientific Innovation and Research (IASIR) (An Association Unifying the Sciences, Engineering, and Applied Research)

International Association of Scientific Innovation and Research (IASIR) (An Association Unifying the Sciences, Engineering, and Applied Research) International Association of Scientific Innovation and Research (IASIR) (An Association Unifying the Sciences, Engineering, and Applied Research) ISSN (Print): 2279-0020 ISSN (Online): 2279-0039 International

More information

ELEC 5260/6260/6266 Embedded Computing Systems

ELEC 5260/6260/6266 Embedded Computing Systems ELEC 5260/6260/6266 Embedded Computing Systems Spring 2016 Victor P. Nelson Text: Computers as Components, 3 rd Edition Prof. Marilyn Wolf (Georgia Tech) Course Topics Embedded system design & modeling

More information

Fuzzy Active Queue Management for Assured Forwarding Traffic in Differentiated Services Network

Fuzzy Active Queue Management for Assured Forwarding Traffic in Differentiated Services Network Fuzzy Active Management for Assured Forwarding Traffic in Differentiated Services Network E.S. Ng, K.K. Phang, T.C. Ling, L.Y. Por Department of Computer Systems & Technology Faculty of Computer Science

More information

Area 3: Analog and Digital Electronics. D.A. Johns

Area 3: Analog and Digital Electronics. D.A. Johns Area 3: Analog and Digital Electronics D.A. Johns 1 1970 2012 Tech Advancements Everything but Electronics: Roughly factor of 2 improvement Cars and airplanes: 70% more fuel efficient Materials: up to

More information

Fuzzy Candlestick Approach to Trade S&P CNX NIFTY 50 Index using Engulfing Patterns

Fuzzy Candlestick Approach to Trade S&P CNX NIFTY 50 Index using Engulfing Patterns Fuzzy Candlestick Approach to Trade S&P CNX NIFTY 50 Index using Engulfing Patterns Partha Roy 1, Sanjay Sharma 2 and M. K. Kowar 3 1 Department of Computer Sc. & Engineering 2 Department of Applied Mathematics

More information

Lab 1: Introduction to Xilinx ISE Tutorial

Lab 1: Introduction to Xilinx ISE Tutorial Lab 1: Introduction to Xilinx ISE Tutorial This tutorial will introduce the reader to the Xilinx ISE software. Stepby-step instructions will be given to guide the reader through generating a project, creating

More information

Digital Systems Design! Lecture 1 - Introduction!!

Digital Systems Design! Lecture 1 - Introduction!! ECE 3401! Digital Systems Design! Lecture 1 - Introduction!! Course Basics Classes: Tu/Th 11-12:15, ITE 127 Instructor Mohammad Tehranipoor Office hours: T 1-2pm, or upon appointments @ ITE 441 Email:

More information

Project Management Efficiency A Fuzzy Logic Approach

Project Management Efficiency A Fuzzy Logic Approach Project Management Efficiency A Fuzzy Logic Approach Vinay Kumar Nassa, Sri Krishan Yadav Abstract Fuzzy logic is a relatively new technique for solving engineering control problems. This technique can

More information

Low Power AMD Athlon 64 and AMD Opteron Processors

Low Power AMD Athlon 64 and AMD Opteron Processors Low Power AMD Athlon 64 and AMD Opteron Processors Hot Chips 2004 Presenter: Marius Evers Block Diagram of AMD Athlon 64 and AMD Opteron Based on AMD s 8 th generation architecture AMD Athlon 64 and AMD

More information

Forced Low latency Handoff in Mobile Cellular Data Networks

Forced Low latency Handoff in Mobile Cellular Data Networks Forced Low latency Handoff in Mobile Cellular Data Networks N. Moayedian, Faramarz Hendessi Department of Electrical and Computer Engineering Isfahan University of Technology, Isfahan, IRAN Hendessi@cc.iut.ac.ir

More information

Secured Embedded Many-Core Accelerator for Big Data Processing

Secured Embedded Many-Core Accelerator for Big Data Processing Secured Embedded Many- Accelerator for Big Data Processing Amey Kulkarni PhD Candidate Advisor: Professor Tinoosh Mohsenin Energy Efficient High Performance Computing (EEHPC) Lab University of Maryland,

More information

Modeling Registers and Counters

Modeling Registers and Counters Lab Workbook Introduction When several flip-flops are grouped together, with a common clock, to hold related information the resulting circuit is called a register. Just like flip-flops, registers may

More information

Fast Fuzzy Control of Warranty Claims System

Fast Fuzzy Control of Warranty Claims System Journal of Information Processing Systems, Vol.6, No.2, June 2010 DOI : 10.3745/JIPS.2010.6.2.209 Fast Fuzzy Control of Warranty Claims System Sang-Hyun Lee*, Sung Eui Cho* and Kyung-li Moon** Abstract

More information

3 Software Defined Radio Technologies

3 Software Defined Radio Technologies 3 Software Defined Radio Technologies 3-1 Software Defined Radio for Next Generation Seamless Mobile Communication Systems In this paper, the configuration of the newly developed small-size software defined

More information

Introduction to Fuzzy Control

Introduction to Fuzzy Control Introduction to Fuzzy Control Marcelo Godoy Simoes Colorado School of Mines Engineering Division 1610 Illinois Street Golden, Colorado 80401-1887 USA Abstract In the last few years the applications of

More information

CHAPTER 11: Flip Flops

CHAPTER 11: Flip Flops CHAPTER 11: Flip Flops In this chapter, you will be building the part of the circuit that controls the command sequencing. The required circuit must operate the counter and the memory chip. When the teach

More information

DEVELOPMENT OF FUZZY LOGIC MODEL FOR LEADERSHIP COMPETENCIES ASSESSMENT CASE STUDY: KHOUZESTAN STEEL COMPANY

DEVELOPMENT OF FUZZY LOGIC MODEL FOR LEADERSHIP COMPETENCIES ASSESSMENT CASE STUDY: KHOUZESTAN STEEL COMPANY DEVELOPMENT OF FUZZY LOGIC MODEL FOR LEADERSHIP COMPETENCIES ASSESSMENT CASE STUDY: KHOUZESTAN STEEL COMPANY 1 MOHAMMAD-ALI AFSHARKAZEMI, 2 DARIUSH GHOLAMZADEH, 3 AZADEH TAHVILDAR KHAZANEH 1 Department

More information

Campus Engagement Brochure 2015-16

Campus Engagement Brochure 2015-16 Campus Engagement Brochure 2015-16 Affiliated to: Department of Electrical Engineering Department of Management Studies Department of Computer Science Department of Mathematics Indian Institute of Technology

More information

Best Practises for LabVIEW FPGA Design Flow. uk.ni.com ireland.ni.com

Best Practises for LabVIEW FPGA Design Flow. uk.ni.com ireland.ni.com Best Practises for LabVIEW FPGA Design Flow 1 Agenda Overall Application Design Flow Host, Real-Time and FPGA LabVIEW FPGA Architecture Development FPGA Design Flow Common FPGA Architectures Testing and

More information

Adaptive Radio. Cognitive Radio

Adaptive Radio. Cognitive Radio What are Cognitive Radio and Dynamic Spectrum Access SDR can act as a key enabling technology for a variety of other reconfigurable radio equipments commonly discussed in the advanced wireless market 1.

More information

Master/Slave Flip Flops

Master/Slave Flip Flops Master/Slave Flip Flops Page 1 A Master/Slave Flip Flop ( Type) Gated latch(master) Gated latch (slave) 1 Gate Gate GATE Either: The master is loading (the master in on) or The slave is loading (the slave

More information

Technical Aspects of Creating and Assessing a Learning Environment in Digital Electronics for High School Students

Technical Aspects of Creating and Assessing a Learning Environment in Digital Electronics for High School Students Session: 2220 Technical Aspects of Creating and Assessing a Learning Environment in Digital Electronics for High School Students Adam S. El-Mansouri, Herbert L. Hess, Kevin M. Buck, Timothy Ewers Microelectronics

More information

A FUZZY MATHEMATICAL MODEL FOR PEFORMANCE TESTING IN CLOUD COMPUTING USING USER DEFINED PARAMETERS

A FUZZY MATHEMATICAL MODEL FOR PEFORMANCE TESTING IN CLOUD COMPUTING USING USER DEFINED PARAMETERS A FUZZY MATHEMATICAL MODEL FOR PEFORMANCE TESTING IN CLOUD COMPUTING USING USER DEFINED PARAMETERS A.Vanitha Katherine (1) and K.Alagarsamy (2 ) 1 Department of Master of Computer Applications, PSNA College

More information

Reconfigurable Architecture Requirements for Co-Designed Virtual Machines

Reconfigurable Architecture Requirements for Co-Designed Virtual Machines Reconfigurable Architecture Requirements for Co-Designed Virtual Machines Kenneth B. Kent University of New Brunswick Faculty of Computer Science Fredericton, New Brunswick, Canada ken@unb.ca Micaela Serra

More information

FPGA Implementation of Human Behavior Analysis Using Facial Image

FPGA Implementation of Human Behavior Analysis Using Facial Image RESEARCH ARTICLE OPEN ACCESS FPGA Implementation of Human Behavior Analysis Using Facial Image A.J Ezhil, K. Adalarasu Department of Electronics & Communication Engineering PSNA College of Engineering

More information

International Journal of Electronics and Computer Science Engineering 1482

International Journal of Electronics and Computer Science Engineering 1482 International Journal of Electronics and Computer Science Engineering 1482 Available Online at www.ijecse.org ISSN- 2277-1956 Behavioral Analysis of Different ALU Architectures G.V.V.S.R.Krishna Assistant

More information

A Novel Decentralized Time Slot Allocation Algorithm in Dynamic TDD System

A Novel Decentralized Time Slot Allocation Algorithm in Dynamic TDD System A Novel Decentralized Time Slot Allocation Algorithm in Dynamic TDD System Young Sil Choi Email: choiys@mobile.snu.ac.kr Illsoo Sohn Email: sohnis@mobile.snu.ac.kr Kwang Bok Lee Email: klee@snu.ac.kr Abstract

More information

How To Design A Chip Layout

How To Design A Chip Layout Spezielle Anwendungen des VLSI Entwurfs Applied VLSI design (IEF170) Course and contest Intermediate meeting 3 Prof. Dirk Timmermann, Claas Cornelius, Hagen Sämrow, Andreas Tockhorn, Philipp Gorski, Martin

More information

Base Station Design and Architecture for Wireless Sensor Networks

Base Station Design and Architecture for Wireless Sensor Networks Base Station Design and Architecture for Wireless Sensor Networks David Kohanbash*, Abhinav Valada, George Kantor Carnegie Mellon University Robotics Institute, 5000 Forbes Ave, Pittsburgh, PA, 15213 USA

More information

Lab 1: Full Adder 0.0

Lab 1: Full Adder 0.0 Lab 1: Full Adder 0.0 Introduction In this lab you will design a simple digital circuit called a full adder. You will then use logic gates to draw a schematic for the circuit. Finally, you will verify

More information

Design of Prediction System for Key Performance Indicators in Balanced Scorecard

Design of Prediction System for Key Performance Indicators in Balanced Scorecard Design of Prediction System for Key Performance Indicators in Balanced Scorecard Ahmed Mohamed Abd El-Mongy. Faculty of Systems and Computers Engineering, Al-Azhar University Cairo, Egypt. Alaa el-deen

More information

Static-Noise-Margin Analysis of Conventional 6T SRAM Cell at 45nm Technology

Static-Noise-Margin Analysis of Conventional 6T SRAM Cell at 45nm Technology Static-Noise-Margin Analysis of Conventional 6T SRAM Cell at 45nm Technology Nahid Rahman Department of electronics and communication FET-MITS (Deemed university), Lakshmangarh, India B. P. Singh Department

More information

A Fuzzy Logic-Based Information Security Management for Software-Defined Networks

A Fuzzy Logic-Based Information Security Management for Software-Defined Networks A Fuzzy Logic-Based Information Security Management for Software-Defined Networks Sergei Dotcenko *, Andrei Vladyko *, Ivan Letenko * * The Bonch-Bruevich Saint-Petersburg State University of Telecommunications,

More information

Keywords RFID READER, FPGA, GSM.

Keywords RFID READER, FPGA, GSM. Volume 5, Issue 2, February 2015 ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Paper Available online at: www.ijarcsse.com FPGA Based

More information

A Parallel Processor for Distributed Genetic Algorithm with Redundant Binary Number

A Parallel Processor for Distributed Genetic Algorithm with Redundant Binary Number A Parallel Processor for Distributed Genetic Algorithm with Redundant Binary Number 1 Tomohiro KAMIMURA, 2 Akinori KANASUGI 1 Department of Electronics, Tokyo Denki University, 07ee055@ms.dendai.ac.jp

More information

Module 5. Broadcast Communication Networks. Version 2 CSE IIT, Kharagpur

Module 5. Broadcast Communication Networks. Version 2 CSE IIT, Kharagpur Module 5 Broadcast Communication Networks Lesson 9 Cellular Telephone Networks Specific Instructional Objectives At the end of this lesson, the student will be able to: Explain the operation of Cellular

More information

RAM & ROM Based Digital Design. ECE 152A Winter 2012

RAM & ROM Based Digital Design. ECE 152A Winter 2012 RAM & ROM Based Digital Design ECE 152A Winter 212 Reading Assignment Brown and Vranesic 1 Digital System Design 1.1 Building Block Circuits 1.1.3 Static Random Access Memory (SRAM) 1.1.4 SRAM Blocks in

More information

Architecture bits. (Chromosome) (Evolved chromosome) Downloading. Downloading PLD. GA operation Architecture bits

Architecture bits. (Chromosome) (Evolved chromosome) Downloading. Downloading PLD. GA operation Architecture bits A Pattern Recognition System Using Evolvable Hardware Masaya Iwata 1 Isamu Kajitani 2 Hitoshi Yamada 2 Hitoshi Iba 1 Tetsuya Higuchi 1 1 1-1-4,Umezono,Tsukuba,Ibaraki,305,Japan Electrotechnical Laboratory

More information

FUZZY Based PID Controller for Speed Control of D.C. Motor Using LabVIEW

FUZZY Based PID Controller for Speed Control of D.C. Motor Using LabVIEW FUZZY Based PID Controller for Speed Control of D.C. Motor Using LabVIEW SALIM, JYOTI OHRI Department of Electrical Engineering National Institute of Technology Kurukshetra INDIA salimnitk@gmail.com ohrijyoti@rediffmail.com

More information

7a. System-on-chip design and prototyping platforms

7a. System-on-chip design and prototyping platforms 7a. System-on-chip design and prototyping platforms Labros Bisdounis, Ph.D. Department of Computer and Communication Engineering 1 What is System-on-Chip (SoC)? System-on-chip is an integrated circuit

More information

TrAgent: A Multi-Agent System for Stock Exchange

TrAgent: A Multi-Agent System for Stock Exchange Southern Illinois University Carbondale OpenSIUC Publications Department of Computer Science 12-2006 TrAgent: A Multi-Agent System for Exchange Raju Tatikunta Southern Illinois University Carbondale Shahram

More information

Flexible mobility management strategy in cellular networks

Flexible mobility management strategy in cellular networks Flexible mobility management strategy in cellular networks JAN GAJDORUS Department of informatics and telecommunications (161114) Czech technical university in Prague, Faculty of transportation sciences

More information

VHDL Test Bench Tutorial

VHDL Test Bench Tutorial University of Pennsylvania Department of Electrical and Systems Engineering ESE171 - Digital Design Laboratory VHDL Test Bench Tutorial Purpose The goal of this tutorial is to demonstrate how to automate

More information

GSM System Architecture

GSM System Architecture Intersystem Operation and Mobility Management David Tipper Associate Professor Graduate Program in Telecommunications and Networking University it of Pittsburgh Telcom 2700 Slides 6 http://www.tele.pitt.edu/tipper.html

More information

Introduction to Digital System Design

Introduction to Digital System Design Introduction to Digital System Design Chapter 1 1 Outline 1. Why Digital? 2. Device Technologies 3. System Representation 4. Abstraction 5. Development Tasks 6. Development Flow Chapter 1 2 1. Why Digital

More information

REC FPGA Seminar IAP 1998. Seminar Format

REC FPGA Seminar IAP 1998. Seminar Format REC FPGA Seminar IAP 1998 Session 1: Architecture, Economics, and Applications of the FPGA Robotics and Electronics Cooperative FPGA Seminar IAP 1998 1 Seminar Format Four 45 minute open sessions two on

More information

EMPLOYEE PERFORMANCE APPRAISAL SYSTEM USING FUZZY LOGIC

EMPLOYEE PERFORMANCE APPRAISAL SYSTEM USING FUZZY LOGIC EMPLOYEE PERFORMANCE APPRAISAL SYSTEM USING FUZZY LOGIC ABSTRACT Adnan Shaout* and Mohamed Khalid Yousif** *The Department of Electrical and Computer Engineering The University of Michigan Dearborn, MI,

More information

Priority Based Hard Handoff Management Scheme for Minimizing Congestion Control in Single Traffic Wireless Mobile Networks

Priority Based Hard Handoff Management Scheme for Minimizing Congestion Control in Single Traffic Wireless Mobile Networks Priority Based Hard Handoff Management Scheme for Minimizing Congestion Control in Single Traffic Wireless Mobile Networks Biswajit Bhowmik Department of Computer Science & Engineering Bengal College of

More information

DDS. 16-bit Direct Digital Synthesizer / Periodic waveform generator Rev. 1.4. Key Design Features. Block Diagram. Generic Parameters.

DDS. 16-bit Direct Digital Synthesizer / Periodic waveform generator Rev. 1.4. Key Design Features. Block Diagram. Generic Parameters. Key Design Features Block Diagram Synthesizable, technology independent VHDL IP Core 16-bit signed output samples 32-bit phase accumulator (tuning word) 32-bit phase shift feature Phase resolution of 2π/2

More information

COMPUTER SCIENCE AND ENGINEERING - Microprocessor Systems - Mitchell Aaron Thornton

COMPUTER SCIENCE AND ENGINEERING - Microprocessor Systems - Mitchell Aaron Thornton MICROPROCESSOR SYSTEMS Mitchell Aaron Thornton, Department of Electrical and Computer Engineering, Mississippi State University, PO Box 9571, Mississippi State, MS, 39762-9571, United States. Keywords:

More information

Fuzzy Logic Application-Specific Processor for Traffic Control in ATM Network

Fuzzy Logic Application-Specific Processor for Traffic Control in ATM Network Fuzzy Logic Application-Specific Processor for Traffic Control in ATM Network Zoran Salcic, Department of Electrical and Electronic Engineering, The University of Auckland, Private Bag 92019, Auckland,

More information

Finite State Machine Design and VHDL Coding Techniques

Finite State Machine Design and VHDL Coding Techniques Finite State Machine Design and VHDL Coding Techniques Iuliana CHIUCHISAN, Alin Dan POTORAC, Adrian GRAUR "Stefan cel Mare" University of Suceava str.universitatii nr.13, RO-720229 Suceava iulia@eed.usv.ro,

More information

Hardware Implementations of RSA Using Fast Montgomery Multiplications. ECE 645 Prof. Gaj Mike Koontz and Ryon Sumner

Hardware Implementations of RSA Using Fast Montgomery Multiplications. ECE 645 Prof. Gaj Mike Koontz and Ryon Sumner Hardware Implementations of RSA Using Fast Montgomery Multiplications ECE 645 Prof. Gaj Mike Koontz and Ryon Sumner Overview Introduction Functional Specifications Implemented Design and Optimizations

More information

Silicon Valley University Doctor of Computer Engineering (DCE) Program Outline and Study Plan

Silicon Valley University Doctor of Computer Engineering (DCE) Program Outline and Study Plan Silicon Valley University Doctor of Computer Engineering (DCE) Program Outline and Study Plan DCE Program Outline DCE Curriculum: Minimum 108 semester credit hours of graduate study: (a). 96 credit hours

More information

Figure 1: cellular system architecture

Figure 1: cellular system architecture Question 1: (30 marks) Consider a FDM cellular system with 120 cites, a frequency reuse factor of N=12, and 900 overall two-way channels. Omni-directional antennas are used: Figure 1 shows some of the

More information

Optimized Fuzzy Control by Particle Swarm Optimization Technique for Control of CSTR

Optimized Fuzzy Control by Particle Swarm Optimization Technique for Control of CSTR International Journal of Computer, Electrical, Automation, Control and Information Engineering Vol:5, No:, 20 Optimized Fuzzy Control by Particle Swarm Optimization Technique for Control of CSTR Saeed

More information

Designing and Embodiment of Software that Creates Middle Ware for Resource Management in Embedded System

Designing and Embodiment of Software that Creates Middle Ware for Resource Management in Embedded System , pp.97-108 http://dx.doi.org/10.14257/ijseia.2014.8.6.08 Designing and Embodiment of Software that Creates Middle Ware for Resource Management in Embedded System Suk Hwan Moon and Cheol sick Lee Department

More information

Deployment of Multi-layer TDMA Cellular Network with Distributed Coverage for Traffic Capacity Enhancement

Deployment of Multi-layer TDMA Cellular Network with Distributed Coverage for Traffic Capacity Enhancement Deployment of Multi-layer TDMA Cellular Network with Distributed Coverage for Traffic Capacity Enhancement Jérôme Brouet, Patrick Charrière, Vinod Kumar* Armelle Wautier, Jacques Antoine** *Alcatel, Corporate

More information

A New Paradigm for Synchronous State Machine Design in Verilog

A New Paradigm for Synchronous State Machine Design in Verilog A New Paradigm for Synchronous State Machine Design in Verilog Randy Nuss Copyright 1999 Idea Consulting Introduction Synchronous State Machines are one of the most common building blocks in modern digital

More information