Two-wire Serial EEPROM AT24C512
|
|
- Amie Moody
- 7 years ago
- Views:
Transcription
1 Faturs Low-voltag and Standard-voltag Opration 2.7 (V CC = 2.7V to 5.5V).8 (V CC =.8V to 3.6V) Intrnally Organizd 65,536 x 8 Two-wir Srial Intrfac Schmitt Triggrs, Filtrd Inputs for Nois Supprssion Bidirctional Data Transfr Protocol MHz (5V), 400 khz (2.7V) and 00 khz (.8V) Compatibility Writ Protct Pin for Hardwar and Softwar Data Protction 28-byt Pag Writ Mod (Partial Pag Writs Allowd) Slf-timd Writ Cycl (5 ms Max) High Rliability Enduranc: 00,000 Writ Cycls Data Rtntion: 40 Yars Automotiv Dvics Availabl 8-lad PDIP, 8-lad EIAJ SOIC, 8-lad JEDEC SOIC, 8-lad TSSOP, 8-lad LAP, 8-lad SAP and 8-ball dbga2 Packags Di Sals: Wafr Form, Waffl Pack and Bumpd Di Dscription Th AT24C52 provids 524,288 bits of srial lctrically rasabl and programmabl rad only mmory (EEPROM) organizd as 65,536 words of 8 bits ach. Th dvic s cascadabl fatur allows up to four dvics to shar a common two-wir bus. Th dvic is optimizd for us in many industrial and commrcial applications whr lowpowr and low-voltag opration ar ssntial. Th dvics ar availabl in spacsaving 8-pin PDIP, 8-lad EIAJ SOIC, 8-lad JEDEC SOIC, 8-lad TSSOP, 8-lad Ladlss Array (LAP), and 8-lad SAP packags. In addition, th ntir family is availabl in 2.7V (2.7V to 5.5V) and.8v (.8V to 3.6V) vrsions. Two-wir Srial EEPROM 52K (65,536 x 8) AT24C52 Not: Not rcommndd for nw dsign; plas rfr to AT24C52B datasht. Tabl. Pin Configurations Pin Nam Function A0 A Addrss Inputs SDA Srial Data SCL Srial Clock Input WP Writ Protct NC No Connct A0 A NC GND 8-lad TSSOP VCC WP SCL SDA 8-lad SOIC A0 A NC GND 8-lad PDIP VCC WP SCL SDA A0 A NC GND VCC WP SCL SDA 8-ball dbga2 8-lad Ladlss Array 8-lad SAP VCC WP SCL SDA A0 A NC GND VCC WP SCL SDA A0 A NC GND VCC WP SCL SDA A0 A NC GND Bottom Viw Bottom Viw Bottom Viw Rv.
2 Absolut Maximum Ratings* Oprating Tmpratur C to +25 C Storag Tmpratur C to +50 C Voltag on Any Pin with Rspct to Ground....0V to +7.0V Maximum Oprating Voltag V *NOTICE: Strsss byond thos listd undr Absolut Maximum Ratings may caus prmannt damag to th dvic. This is a strss rating only and functional opration of th dvic at ths or any othr conditions byond thos indicatd in th oprational sctions of this spcification is not implid. Exposur to absolut maximum rating conditions for xtndd priods may affct dvic rliability. DC Output Currnt ma Figur. Block Diagram 2 AT24C52
3 AT24C52 Pin Dscription SERIAL CLOCK (SCL): Th SCL input is usd to positiv dg clock data into ach EEPROM dvic and ngativ dg clock data out of ach dvic. SERIAL DATA (SDA): Th SDA pin is bidirctional for srial data transfr. This pin is opn-drain drivn and may b wir-ord with any numbr of othr opn-drain or opn collctor dvics. DEVICE/ADDRESSES (A, A0): Th A and A0 pins ar dvic addrss inputs that ar hardwird or lft not connctd for hardwar compatibility with othr AT24Cxx dvics. Whn th pins ar hardwird, as many as four 52K dvics may b addrssd on a singl bus systm (dvic addrssing is discussd in dtail undr th Dvic Addrssing sction. If th pins ar lft floating, th A and A0 pins will b intrnally pulld down to GND if th capacitiv coupling to th circuit board V CC plan is <3 pf. If coupling is >3 pf, Atml rcommnds conncting th addrss pins to GND. WRITE PROTECT (WP): Th writ protct input, whn connctd to GND, allows normal writ oprations. Whn WP is connctd high to V CC, all writ oprations to th mmory ar inhibitd. If th pin is lft floating, th WP pin will b intrnally pulld down to GND if th capacitiv coupling to th circuit board V CC plan is <3 pf. If coupling is >3 pf, Atml rcommnds conncting th pin to GND. Switching WP to V CC prior to a writ opration crats a softwar writ protct function. Mmory Organization AT24C52, 52K SERIAL EEPROM: Th 52K is intrnally organizd as 52 pags of 28-byts ach. Random word addrssing rquirs a 6-bit data word addrss. 3
4 Tabl 2. Pin Capacitanc () Applicabl ovr rcommndd oprating rang from T A = 25 C, f =.0 MHz, V CC = +.8V Symbol Tst Condition Max Units Conditions C I/O Input/Output Capacitanc (SDA) 8 pf V I/O = 0V C IN Input Capacitanc (A 0, A, SCL) 6 pf V IN = 0V Not:. This paramtr is charactrizd and is not 00% tstd. Tabl 3. DC Charactristics Applicabl ovr rcommndd oprating rang from: T AI = 40 C to +85 C, V CC = +.8V to +5.5V, T AC = 0 C to +70 C, V CC = +.8V to +5.5V (unlss othrwis notd) Symbol Paramtr Tst Condition Min Typ Max Units V CC Supply Voltag V V CC2 Supply Voltag V V CC3 Supply Voltag V I CC Supply Currnt V CC = 5.0V READ at 400 khz ma I CC2 Supply Currnt V CC = 5.0V WRITE at 400 khz ma I SB I SB2 Standby Currnt (.8V option) Standby Currnt (2.7V option) Not:. V IL min and V IH max ar rfrnc only and ar not tstd. V CC =.8V.0 µa V IN = V CC or V SS V CC = 3.6V 3.0 V CC = 2.7V 2.0 µa V IN = V CC or V SS V CC = 5.5V 6.0 I SB3 Standby Currnt (5.0V option) V CC = V V IN = V CC or V SS 6.0 µa I LI Input Lakag Currnt V IN = V CC or V SS µa I LO Output Lakag Currnt V OUT = V CC or V SS µa V IL Input Low Lvl () 0.6 V CC x 0.3 V V IH Input High Lvl () V CC x 0.7 V CC V V OL2 Output Low Lvl V CC = 3.0V I OL = 2. ma 0.4 V V OL Output Low Lvl V CC =.8V I OL = 0.5 ma 0.2 V 4 AT24C52
5 AT24C52 Tabl 4. AC Charactristics Applicabl ovr rcommndd oprating rang from T A = 40 C to +85 C, V CC = +.8V to +5.5V, C L = 00 pf (unlss othrwis notd) Tst conditions ar listd in Not 2. Symbol Paramtr.8 Volt 2.7 Volt 5.0 Volt Min Max Min Max Min Max f SCL Clock Frquncy, SCL khz t LOW Clock Puls Width Low µs t HIGH Clock Puls Width High µs t AA Clock Low to Data Out Valid µs t BUF Tim th bus must b fr bfor a nw transmission can start () µs t HD.STA Start Hold Tim µs t SU.STA Start St-up Tim µs t HD.DAT Data In Hold Tim µs t SU.DAT Data In St-up Tim ns t R Inputs Ris Tim () µs t F Inputs Fall Tim () ns t SU.STO Stop St-up Tim µs t DH Data Out Hold Tim ns t WR Writ Cycl Tim 20 or 5 (3) 0 or 5 (3) 0 or 5 (3) ms Enduranc () 5.0V, 25 C, Pag Mod 00K 00K 00K Writ Cycls Nots:. This paramtr is charactrizd and is not 00% tstd. 2. AC masurmnt conditions: R L (conncts to V CC ):.3 kω (2.7V, 5V), 0 kω (.8V) Input puls voltags: 0.3V CC to 0.7V CC Input ris and fall tims: 50 ns Input and output timing rfrnc voltags: 0.5V CC 3. Th Writ Cycl Tim of 5 ms only applis to th AT24C52 dvics baring th procss lttr A on th packag (th mark is locatd in th lowr right cornr on th top sid of th packag). Units 5
6 Dvic Opration CLOCK and DATA TRANSITIONS: Th SDA pin is normally pulld high with an xtrnal dvic. Data on th SDA pin may chang only during SCL low tim priods (s Figur 4 on pag 7). Data changs during SCL high priods will indicat a start or stop condition as dfind blow. START CONDITION: A high-to-low transition of SDA with SCL high is a start condition which must prcd any othr command (s Figur 5 on pag 8). STOP CONDITION: A low-to-high transition of SDA with SCL high is a stop condition. Aftr a rad squnc, th stop command will plac th EEPROM in a standby powr mod (s Figur 5 on pag 8). ACKNOWLEDGE: All addrsss and data words ar srially transmittd to and from th EEPROM in 8-bit words. Th EEPROM snds a zro during th ninth clock cycl to acknowldg that it has rcivd ach word. STANDBY MODE: Th AT24C52 faturs a low powr standby mod which is nabld: a) upon powr-up and b) aftr th rcipt of th STOP bit and th compltion of any intrnal oprations. MEMORY RESET: Aftr an intrruption in protocol, powr loss or systm rst, any twowir part can b rst by following ths stps: (a) Clock up to 9 cycls, (b) look for SDA high in ach cycl whil SCL is high and thn (c) crat a start condition as SDA is high. 6 AT24C52
7 AT24C52 Figur 2. Bus Timing (SCL: Srial Clock, SDA: Srial Data I/O) Figur 3. Writ Cycl Timing (SCL: Srial Clock, SDA: Srial Data I/O) SCL SDA 8th BIT ACK WORDn STOP CONDITION t wr () START CONDITION Not:. Th writ cycl tim t WR is th tim from a valid stop condition of a writ squnc to th nd of th intrnal clar/writ cycl. Figur 4. Data Validity 7
8 Figur 5. Start and Stop Dfinition Figur 6. Output Acknowldg 8 AT24C52
9 AT24C52 Dvic Addrssing Writ Oprations Th 52K EEPROM rquirs an 8-bit dvic addrss word following a start condition to nabl th chip for a rad or writ opration (s Figur 7 on pag 0). Th dvic addrss word consists of a mandatory, 0 squnc for th first fiv most significant bits as shown. This is common to all two-wir EEPROM dvics. Th 52K uss th two dvic addrss bits A, A0 to allow as many as four dvics on th sam bus. Ths bits must compar to thir corrsponding hardwird input pins. Th A and A0 pins us an intrnal propritary circuit that biass thm to a logic low condition if th pins ar allowd to float. Th ighth bit of th dvic addrss is th rad/writ opration slct bit. A rad opration is initiatd if this bit is high and a writ opration is initiatd if this bit is low. Upon a compar of th dvic addrss, th EEPROM will output a 0. If a compar is not mad, th dvic will rturn to a standby stat. DATA SECURITY: Th AT24C52 has a hardwar data protction schm that allows th usr to Writ Protct th whol mmory whn th WP pin is at V CC. BYTE WRITE: A writ opration rquirs two 8-bit data word addrsss following th dvic addrss word and acknowldgmnt. Upon rcipt of this addrss, th EEPROM will again rspond with a 0 and thn clock in th first 8-bit data word. Following rcipt of th 8-bit data word, th EEPROM will output a 0. Th addrssing dvic, such as a microcontrollr, thn must trminat th writ squnc with a stop condition. At this tim th EEPROM ntrs an intrnally-timd writ cycl, t WR, to th nonvolatil mmory. All inputs ar disabld during this writ cycl and th EEPROM will not rspond until th writ is complt (s Figur 8 on pag ). PAGE WRITE: Th 52K EEPROM is capabl of 28-byt pag writs. A pag writ is initiatd th sam way as a byt writ, but th microcontrollr dos not snd a stop condition aftr th first data word is clockd in. Instad, aftr th EEPROM acknowldgs rcipt of th first data word, th microcontrollr can transmit up to 27 mor data words. Th EEPROM will rspond with a 0 aftr ach data word rcivd. Th microcontrollr must trminat th pag writ squnc with a stop condition (s Figur 9 on pag ). Th data word addrss lowr 7 bits ar intrnally incrmntd following th rcipt of ach data word. Th highr data word addrss bits ar not incrmntd, rtaining th mmory pag row location. Whn th word addrss, intrnally gnratd, rachs th pag boundary, th following byt is placd at th bginning of th sam pag. If mor than 28 data words ar transmittd to th EEPROM, th data word addrss will roll ovr and prvious data will b ovrwrittn. Th addrss roll ovr during writ is from th last byt of th currnt pag to th first byt of th sam pag. ACKNOWLEDGE POLLING: Onc th intrnally-timd writ cycl has startd and th EEPROM inputs ar disabld, acknowldg polling can b initiatd. This involvs snding a start condition followd by th dvic addrss word. Th Rad/Writ bit is rprsntativ of th opration dsird. Only if th intrnal writ cycl has compltd will th EEPROM rspond with a 0, allowing th rad or writ squnc to continu. 9
10 Rad Oprations Rad oprations ar initiatd th sam way as writ oprations with th xcption that th Rad/Writ slct bit in th dvic addrss word is st to. Thr ar thr rad oprations: currnt addrss rad, random addrss rad and squntial rad. CURRENT ADDRESS READ: Th intrnal data word addrss countr maintains th last addrss accssd during th last rad or writ opration, incrmntd by. This addrss stays valid btwn oprations as long as th chip powr is maintaind. Th addrss roll ovr during rad is from th last byt of th last mmory pag, to th first byt of th first pag. Onc th dvic addrss with th Rad/Writ slct bit st to is clockd in and acknowldgd by th EEPROM, th currnt addrss data word is srially clockd out. Th microcontrollr dos not rspond with an input 0 but dos gnrat a following stop condition (s Figur 0 on pag ). RANDOM READ: A random rad rquirs a dummy byt writ squnc to load in th data word addrss. Onc th dvic addrss word and data word addrss ar clockd in and acknowldgd by th EEPROM, th microcontrollr must gnrat anothr start condition. Th microcontrollr now initiats a currnt addrss rad by snding a dvic addrss with th Rad/Writ slct bit high. Th EEPROM acknowldgs th dvic addrss and srially clocks out th data word. Th microcontrollr dos not rspond with a 0 but dos gnrat a following stop condition (s Figur on pag ). SEQUENTIAL READ: Squntial rads ar initiatd by ithr a currnt addrss rad or a random addrss rad. Aftr th microcontrollr rcivs a data word, it rsponds with an acknowldg. As long as th EEPROM rcivs an acknowldg, it will continu to incrmnt th data word addrss and srially clock out squntial data words. Whn th mmory addrss limit is rachd, th data word addrss will roll ovr and th squntial rad will continu. Th squntial rad opration is trminatd whn th microcontrollr dos not rspond with a 0 but dos gnrat a following stop condition (s Figur 2 on pag 2). Figur 7. Dvic Addrss 0 AT24C52
11 AT24C52 Figur 8. Byt Writ Figur 9. Pag Writ Figur 0. Currnt Addrss Rad Figur. Random Rad
12 Figur 2. Squntial Rad 2 AT24C52
13 AT24C52 Ordring Information () Ordring Cod Packag Opration Rang AT24C52C-0CU-2.7 (2) AT24C52C-0CU-.8 (2) AT24C52-0PU-2.7 (2) AT24C52-0PU-.8 (2) AT24C52W-0SU-2.7 (2) AT24C52W-0SU-.8 (2) AT24C52N-0SU-2.7 (2) AT24C52N-0SU-.8 (2) AT24C52-0TU-2.7 (2) AT24C52-0TU-.8 (2) AT24C52Y4-0YU-.8 (2) AT24C52U4-0UU-.8 (2) 8CN 8CN 8P3 8P3 8S2 8S2 8S 8S 8A2 8A2 8Y4 8U4- Lad-fr/Halogn-fr/ Industrial Tmpratur ( 40 C to 85 C) AT24C52-W.8- (3) Di Sal Industrial Tmpratur ( 40 C to 85 C) Nots:. For 2.7V dvics usd in th 4.5V to 5.5V rang, plas rfr to prformanc valus in th AC and DC charactristics tabls. 2. U dsignats Grn packag + RoHS compliant. 3. Availabl in waffl pack and wafr form; ordr as SL788 for inklss wafr form. Bumpd di availabl upon rqust. Plas contact Srial EEPROM markting. Packag Typ 8CN 8-lad, 0.300" Wid, Ladlss Array Packag (LAP) 8P3 8-lad, 0.300" Wid, Plastic Dual In-lin Packag (PDIP) 8S2 8-lad, Wid, Plastic Gull Wing Small Outlin Packag (EIAJ SOIC) 8S 8-lad, 0.50 Wid, Plastic Gull Wing Small Outlin Packag (JEDEC SOIC) 8A2 8-lad, 4.4 mm Body, Plastic Thin Shrink Small Outlin Packag (TSSOP) 8Y4 8-lad, 6.00 mm x 4.90 mm Body, Dual Footprint, Non-ladd, Small Array Packag (SAP) 8U4-8-ball, di Ball Grid Array Packag (dbga2) Options 2.7 Low-voltag (2.7V to 5.5V).8 Low-voltag (.8V to 3.6V) 3
14 Packaging Information 8U4- dbga2 A BALL PAD CORNER D 5. b E TOP VIEW A BALL PAD CORNER A2 A A 2 SIDE VIEW A B C () D d (d) BOTTOM VIEW 8 SOLDER BALLS 5. Dimnsion 'b' is masurd at th maximum soldr ball diamtr. COMMON DIMENSIONS (Unit of Masur = mm) SYMBOL MIN NOM MAX NOTE A A A b D 2.47 BSC E 4.07 BSC 0.75 BSC 0.74 REF d 0.75 BSC d 0.80 REF This drawing is for gnral information only. R 50 E. Chynn Mtn. Blvd. Colorado Springs, CO TITLE 8U4-, 8-ball, 2.47 x 4.07 mm Body, 0.75 mm pitch, Small Di Ball Grid Array Packag (dbga2) /5/05 DRAWING NO. REV. PO8U4- A 4 AT24C52
15 AT24C52 8CN LAP Markd Pin Indntifir E D A A Top Viw Sid Viw 0.0 mm TYP 8 L Pin Cornr 7 2 COMMON DIMENSIONS (Unit of Masur = mm) SYMBOL MIN NOM MAX NOTE 6 3 b A A b D L E BSC Bottom Viw 0.60 REF L L Not: R. Mtal Pad Dimnsions. 2. All xposd mtal ara shall hav th following finishd platings. Ni: to 0.05 mm Au: to 0.00 mm 50 E.Chynn Mtn Blvd. Colorado Springs, CO TITLE 8CN, 8-lad (8 x 5 x.04 mm Body), Lad Pitch.27 mm, Ladlss Array Packag (LAP) /8/04 DRAWING NO. REV. 8CN B 5
16 8P3 PDIP E E N Top Viw c A End Viw D D A2 A COMMON DIMENSIONS (Unit of Masur = inchs) SYMBOL MIN NOM MAX NOTE A A b b b c b3 4 PLCS b2 b L D D E E Sid Viw 0.00 BSC A BSC 4 L Nots: R. This drawing is for gnral information only; rfr to JEDEC Drawing MS-00, Variation BA, for additional information. 2. Dimnsions A and L ar masurd with th packag satd in JEDEC sating plan Gaug GS D, D and E dimnsions do not includ mold Flash or protrusions. Mold Flash or protrusions shall not xcd 0.00 inch. 4. E and A masurd with th lads constraind to b prpndicular to datum. 5. Pointd or roundd lad tips ar prfrrd to as insrtion. 6. b2 and b3 maximum dimnsions do not includ Dambar protrusions. Dambar protrusions shall not xcd 0.00 (0.25 mm) Orchard Parkway San Jos, CA 953 TITLE 8P3, 8-lad, 0.300" Wid Body, Plastic Dual In-lin Packag (PDIP) DRAWING NO. 8P3 0/09/02 REV. B 6 AT24C52
17 AT24C52 8S2 EIAJ SOIC C E E N L Top Viw D Sid Viw b A A End Viw COMMON DIMENSIONS (Unit of Masur = mm) SYMBOL MIN NOM MAX NOTE A A b C D E , 3 E L BSC 4 Nots:. This drawing is for gnral information only; rfr to EIAJ Drawing EDR-7320 for additional information. 2. Mismatch of th uppr and lowr dis and rsin burrs ar not includd. 3. It is rcommndd that uppr and lowr cavitis b qual. If thy ar diffrnt, th largr dimnsion shall b rgardd. 4. Dtrmins th tru gomtric position. 5. Valus b and C apply to pb/sn soldr platd trminal. Th standard thicknss of th soldr layr shall b / mm. R 2325 Orchard Parkway San Jos, CA 953 TITLE 8S2, 8-lad, 0.209" Body, Plastic Small Outlin Packag (EIAJ) DRAWING NO. 8S2 0/7/03 REV. C 7
18 8S JEDEC SOIC C E E N L Top Viw End Viw B A COMMON DIMENSIONS (Unit of Masur = mm) D Sid Viw A SYMBOL MIN NOM MAX NOTE A A B C D E E BSC L Not: Ths drawings ar for gnral information only. Rfr to JEDEC Drawing MS-02, Variation AA for propr dimnsions, tolrancs, datums, tc. 0/7/03 R 50 E. Chynn Mtn. Blvd. Colorado Springs, CO TITLE 8S, 8-lad (0.50" Wid Body), Plastic Gull Wing Small Outlin (JEDEC SOIC) DRAWING NO. 8S REV. B 8 AT24C52
19 AT24C52 8A2 TSSOP 3 2 Pin indicator this cornr E E L N Top Viw L End Viw b D Sid Viw A2 A COMMON DIMENSIONS (Unit of Masur = mm) SYMBOL MIN NOM MAX NOTE D , 5 E 6.40 BSC E , 5 A.20 A b BSC L L.00 REF Nots:. This drawing is for gnral information only. Rfr to JEDEC Drawing MO-53, Variation AA, for propr dimnsions, tolrancs, datums, tc. 2. Dimnsion D dos not includ mold Flash, protrusions or gat burrs. Mold Flash, protrusions and gat burrs shall not xcd 0.5 mm (0.006 in) pr sid. 3. Dimnsion E dos not includ intr-lad Flash or protrusions. Intr-lad Flash and protrusions shall not xcd 0.25 mm (0.00 in) pr sid. 4. Dimnsion b dos not includ Dambar protrusion. Allowabl Dambar protrusion shall b 0.08 mm total in xcss of th b dimnsion at maximum matrial condition. Dambar cannot b locatd on th lowr radius of th foot. Minimum spac btwn protrusion and adjacnt lad is 0.07 mm. 5. Dimnsion D and E to b dtrmind at Datum Plan H. 5/30/02 R 2325 Orchard Parkway San Jos, CA 953 TITLE 8A2, 8-lad, 4.4 mm Body, Plastic Thin Shrink Small Outlin Packag (TSSOP) DRAWING NO. 8A2 REV. B 9
20 8Y4 SAP PIN INDEX AREA A PIN ID D E D L E A A b COMMON DIMENSIONS (Unit of Masur = mm) SYMBOL MIN NOM MAX NOTE A 0.90 A D E D E b TYP 3.8 REF L /24/04 R 50 E. Chynn Mtn. Blvd. Colorado Springs, CO 8087 TITLE 8Y4, 8-lad (6.00 x 4.90 mm Body) SOIC Array Packag (SAP) Y4 DRAWING NO. 8Y4 REV. A 20 AT24C52
21 AT24C52 Rvision History Doc. Rv. Dat Commnts 6O /2007 Rvision history implmntd. Addd Not to Pag rcommnding nw dvic. 2
22 Atml Corporation 2325 Orchard Parkway San Jos, CA 953, USA Tl: (408) Fax: (408) Rgional Hadquartrs Europ Atml Sarl Rout ds Arsnaux 4 Cas Postal 80 CH-705 Fribourg Switzrland Tl: (4) Fax: (4) Asia Room 29 Chinachm Goldn Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tl: (852) Fax: (852) Japan 9F, Tontsu Shinkawa Bldg Shinkawa Chuo-ku, Tokyo Japan Tl: (8) Fax: (8) Atml Oprations Mmory 2325 Orchard Parkway San Jos, CA 953, USA Tl: (408) Fax: (408) Microcontrollrs 2325 Orchard Parkway San Jos, CA 953, USA Tl: (408) Fax: (408) La Chantrri BP Nants Cdx 3, Franc Tl: (33) Fax: (33) ASIC/ASSP/Smart Cards Zon Industrill 306 Rousst Cdx, Franc Tl: (33) Fax: (33) East Chynn Mtn. Blvd. Colorado Springs, CO 80906, USA Tl: (79) Fax: (79) Scottish Entrpris Tchnology Park Maxwll Building East Kilbrid G75 0QR, Scotland Tl: (44) Fax: (44) RF/Automotiv Thrsinstrass 2 Postfach Hilbronn, Grmany Tl: (49) Fax: (49) East Chynn Mtn. Blvd. Colorado Springs, CO 80906, USA Tl: (79) Fax: (79) Biomtrics/Imaging/Hi-Rl MPU/ High Spd Convrtrs/RF Datacom Avnu d Rochplin BP Saint-Egrv Cdx, Franc Tl: (33) Fax: (33) Litratur Rqusts Disclaimr: Th information in this documnt is providd in connction with Atml products. No licns, xprss or implid, by stoppl or othrwis, to any intllctual proprty right is grantd by this documnt or in connction with th sal of Atml products. EXCEPT AS SET FORTH IN ATMEL S TERMS AND CONDI- TIONS OF SALE LOCATED ON ATMEL S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN- TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atml maks no rprsntations or warrantis with rspct to th accuracy or compltnss of th contnts of this documnt and rsrvs th right to mak changs to spcifications and product dscriptions at any tim without notic. Atml dos not mak any commitmnt to updat th information containd hrin. Unlss spcifically providd othrwis, Atml products ar not suitabl for, and shall not b usd in, automotiv applications. Atml s products ar not intndd, authorizd, or warrantd for us as componnts in applications intndd to support or sustain lif Atml Corporation. All rights rsrvd. Atml, logo and combinations throf, Evrywhr You Ar and othrs, ar rgistrd tradmarks or tradmarks of Atml Corporation or its subsidiaris. Othr trms and product nams may b tradmarks of othrs. Printd on rcycld papr.
Two-wire Serial EEPROMs AT24C128 AT24C256
Faturs Low-voltag and Standard-voltag Opration 2.7 (V CC = 2.7V to 5.5V).8 (V CC =.8V to 3.6V) Intrnally Organizd 6,384 x 8 and 32,768 x 8 Two-wir Srial Intrfac Schmitt Triggr, Filtrd Inputs for Nois Supprssion
More informationTwo-wire Serial EEPROM AT24C01A (1) AT24C02 (2) AT24C04 AT24C08A AT24C16A (3)
Faturs Low-voltag and Standard-voltag Opration 2.7 (V CC = 2.7V to 5.5V) 1.8 (V CC = 1.8V to 5.5V) Intrnally Organizd 128 x 8 (1K), 256 x 8 (2K), 512 x 8 (4K), 1024 x 8 (8K) or 2048 x 8 (16K) Two-wir Srial
More informationTwo-wire Serial EEPROM AT24C1024 (1)
Features Low-voltage Operation 2.7 (V CC = 2.7V to 5.5V) Internally Organized 131,072 x 8 Two-wire Serial Interface Schmitt Triggers, Filtered Inputs for Noise Suppression Bidirectional Data Transfer Protocol
More informationTwo-wire Automotive Serial EEPROM AT24C01A AT24C02 AT24C04 AT24C08 (1) AT24C16 (2)
Features Medium-voltage and Standard-voltage Operation 5.0 (V CC = 4.5V to 5.5V) 2.7 (V CC = 2.7V to 5.5V) Internally Organized 128 x 8 (1K), 256 x 8 (2K), 512 x 8 (4K), 1024 x 8 (8K) or 2048 x 8 (16K)
More information2-Wire Serial EEPROM AT24C32 AT24C64. 2-Wire, 32K Serial E 2 PROM. Features. Description. Pin Configurations. 32K (4096 x 8) 64K (8192 x 8)
Features Low-Voltage and Standard-Voltage Operation 2.7 (V CC = 2.7V to 5.5V) 1.8 (V CC = 1.8V to 5.5V) Low-Power Devices (I SB = 2 µa at 5.5V) Available Internally Organized 4096 x 8, 8192 x 8 2-Wire
More information2-wire Serial EEPROM AT24C1024. Advance Information
Features Low-voltage Operation 2.7(V CC =2.7Vto5.5V) Internally Organized 3,072 x 8 2-wire Serial Interface Schmitt Triggers, Filtered Inputs for Noise Suppression Bi-directional Data Transfer Protocol
More information2-wire Serial EEPROM AT24C512
Features Low-voltage and Standard-voltage Operation 5.0 (V CC = 4.5V to 5.5V). (V CC =.V to 5.5V). (V CC =.V to.v) Internally Organized 5,5 x -wire Serial Interface Schmitt Triggers, Filtered Inputs for
More informationTwo-wire Serial EEPROM AT24C512B
Features Low-voltage and Standard-voltage Operation 1.8v (V CC =1.8Vto3.6V) 2.5v (V CC =2.5Vto5.5V) Internally Organized 65,536 x 8 Two-wire Serial Interface Schmitt Triggers, Filtered Inputs for Noise
More informationTwo-wire Serial EEPROM AT24C02B. Not Recommended for New Design
Features Low-voltage and Standard-voltage Operation 1.8 (V CC = 1.8V to 5.5V) Internally Organized 256 x 8 (2K) Two-wire Serial Interface Schmitt Trigger, Filtered Inputs for Noise Suppression Bidirectional
More informationTwo-wire Serial EEPROM AT24C01B
Features Low-voltage and Standard-voltage Operation 1.8(V CC =1.8Vto5.5V) Internally Organized 128 x 8 (1K) Two-wire Serial Interface Schmitt Trigger, Filtered Inputs for Noise Suppression Bidirectional
More information256K (32K x 8) Battery-Voltage Parallel EEPROMs AT28BV256
Features Single 2.7V - 3.6V Supply Fast Read Access Time 200 ns Automatic Page Write Operation Internal Address and Data Latches for 64 Bytes Internal Control Timer Fast Write Cycle Times Page Write Cycle
More information64K (8K x 8) Parallel EEPROM with Page Write and Software Data Protection AT28C64B
Features Fast Read Access Time 150 ns Automatic Page Write Operation Internal Address and Data Latches for 64 Bytes Fast Write Cycle Times Page Write Cycle Time: 10 ms Maximum (Standard) 2 ms Maximum (Option
More informationDIP Top View VCC A16 A15 A12 A7 A6 A5 A4 A3 A2 A1 A0 I/O0 I/O1 I/O2 GND A17 A14 A13 A8 A9 A11 A10 I/O7 I/O6 I/O5 I/O4 I/O3. PLCC Top View VCC A17
Features Fast Read Access Time 70 ns 5-volt Only Reprogramming Sector Program Operation Single Cycle Reprogram (Erase and Program) 1024 Sectors (256 Bytes/Sector) Internal Address and Data Latches for
More information1Mb (64K x 16) One-time Programmable Read-only Memory
Features Fast read access time 45ns Low-power CMOS operation 100µA max standby 30mA max active at 5MHz JEDEC standard packages 40-lead PDIP 44-lead PLCC Direct upgrade from 512K (Atmel AT27C516) EPROM
More informationAVR305: Half Duplex Compact Software UART. 8-bit Microcontrollers. Application Note. Features. 1 Introduction
AVR305: Half Duplex Compact Software UART Features 32 Words of Code, Only Handles Baud Rates of up to 38.4 kbps with a 1 MHz XTAL Runs on Any AVR Device Only Two Port Pins Required Does Not Use Any Timer
More information256K (32K x 8) OTP EPROM AT27C256R 256K EPROM. Features. Description. Pin Configurations
Features Fast Read Access Time - 45 ns Low-Power CMOS Operation 100 µa max. Standby 20 ma max. Active at 5 MHz JEDEC Standard Packages 28-Lead 600-mil PDIP 32-Lead PLCC 28-Lead TSOP and SOIC 5V ± 10% Supply
More informationGeneral Porting Considerations. Memory EEPROM XRAM
AVR097: Migration between ATmega128 and ATmega2561 Features General Porting Considerations Memory Clock sources Interrupts Power Management BOD WDT Timers/Counters USART & SPI ADC Analog Comparator ATmega103
More informationAVR319: Using the USI module for SPI communication. 8-bit Microcontrollers. Application Note. Features. Introduction
AVR319: Using the USI module for SPI communication Features C-code driver for SPI master and slave Uses the USI module Supports SPI Mode 0 and 1 Introduction The Serial Peripheral Interface (SPI) allows
More informationSPI Serial EEPROMs 8K (1024 x 8) 16K (2048 x 8) 32K (4096 x 8) 64K (8192 x 8) AT25080A AT25160A AT25320A AT25640A. Not Recommended for New Design
Features Serial Peripheral Interface (SPI) Compatible Supports SPI Modes (,) and 3 (1,1) Datasheet Describes Mode Operation Low-voltage and Standard-voltage Operation.7 (V CC =.7V to.v) 1.8 (V CC = 1.8V
More informationAVR317: Using the Master SPI Mode of the USART module. 8-bit Microcontrollers. Application Note. Features. Introduction
AVR317: Using the Master SPI Mode of the USART module Features Enables Two SPI buses in one device Hardware buffered SPI communication Polled communication example Interrupt-controlled communication example
More informationContinuity Cloud Virtual Firewall Guide
Cloud Virtual Firwall Guid uh6 Vrsion 1.0 Octobr 2015 Foldr BDR Guid for Vam Pag 1 of 36 Cloud Virtual Firwall Guid CONTENTS INTRODUCTION... 3 ACCESSING THE VIRTUAL FIREWALL... 4 HYPER-V/VIRTUALBOX CONTINUITY
More information3-output Laser Driver for HD-DVD/ Blu-ray/DVD/ CD-ROM ATR0885. Preliminary. Summary
Features Three Selectable Outputs All Outputs Can Be Used Either for Standard (5V) or High Voltage (9V) Maximum Output Current at All Outputs Up to 150 ma On-chip Low-EMI RF Oscillator With Spread-spectrum
More informationFeatures. Instruction. Decoder Control Logic, And Clock Generators. Address Compare amd Write Enable. Protect Register V PP.
February 1999 NM9366 (MICROWIRE Bus Interface) 4096-Bit Serial EEPROM General Description The NM9366 devices are 4096 bits of CMOS non-volatile electrically erasable memory divided into 256 16-bit registers.
More information2SD1898 / 2SD1733 V CEO 80V I C 1.0A. Datasheet. NPN 1.0A 80V Middle Power Transistor. Outline. Features
NPN.0 80V Middl Powr Transistor Datasht Faturs Paramtr V CEO ) Suitabl for Middl Powr Drivr 2) Complmntary PNP Typs : 2SB260 / 2SB8 3) Low V CE(sat) V CE(sat) = 0.4V Max. (I C /I B =500m/20m) 4) Lad Fr/RoHS
More informationAT91 ARM Thumb Microcontrollers. Application Note. Interfacing a PC Card to an AT91RM9200-DK. Introduction. Hardware Interface
Interfacing a PC Card to an AT91RM9200-DK Introduction This Application Note describes the implementation of a PCMCIA interface on an AT91RM9200 Development Kit (DK) using the External Bus Interface (EBI).
More information8-bit RISC Microcontroller. Application Note. AVR182: Zero Cross Detector
AVR182: Zero Cross Detector Features Interrupt Driven Modular C Source Code Size Efficient Code Accurate and Fast Detection A Minimum of External Components Introduction One of the many issues with developing
More informationDS1307ZN. 64 x 8 Serial Real-Time Clock
DS137 64 x 8 Serial Real-Time Clock www.maxim-ic.com FEATURES Real-time clock (RTC) counts seconds, minutes, hours, date of the month, month, day of the week, and year with leap-year compensation valid
More information3-output Laser Driver for HD-DVD/ Blu-ray/DVD/ CD-ROM ATR0885. Preliminary. Summary. Features. Applications. 1. Description
Features Three Selectable Outputs All Outputs Can Be Used Either for Standard (5V) or High Voltage (9V) Maximum Output Current at All Outputs Up to 150 ma On-chip Low-EMI RF Oscillator With Spread-spectrum
More informationN-Channel 60-V (D-S) MOSFET
Nw Product N-Channl 60-V (D-S) MOSFET Si308BDS PRODUCT SUMMARY V DS (V) R DS(on) (Ω) I D (A) a Q g (Typ.) 60 0.56 at V GS = 0 V.3 0.9 at V GS = 4.5 V..3 nc TO-36 (SSOT3) FEATURES Halogn-fr According to
More informationApplication Note. C51 Bootloaders. C51 General Information about Bootloader and In System Programming. Overview. Abreviations
C51 General Information about Bootloader and In System Programming Overview This document describes the Atmel Bootloaders for 8051 family processors. Abreviations ISP: In-System Programming API : Applications
More informationAT93C56B and AT93C66B
AT93C56B and AT93C66B 3-wire Serial EEPROM 2K (256 x 8 or 128 x 16) and 4K (512 x 8 or 256 x 16) DATASHEET Features Low-voltage Operation V CC = 1.7V to 5.5V User-selectable Internal Organization 2K: 256
More informationDS1621 Digital Thermometer and Thermostat
Digital Thermometer and Thermostat www.dalsemi.com FEATURES Temperature measurements require no external components Measures temperatures from 55 C to +125 C in 0.5 C increments. Fahrenheit equivalent
More information8-bit Microcontroller. Application Note. AVR415: RC5 IR Remote Control Transmitter. Features. Introduction. Figure 1.
AVR415: RC5 IR Remote Control Transmitter Features Utilizes ATtiny28 Special HW Modulator and High Current Drive Pin Size Efficient Code, Leaves Room for Large User Code Low Power Consumption through Intensive
More informationDS1621 Digital Thermometer and Thermostat
www.maxim-ic.com FEATURES Temperature measurements require no external components Measures temperatures from -55 C to +125 C in 0.5 C increments. Fahrenheit equivalent is -67 F to 257 F in 0.9 F increments
More informationAT91 ARM Thumb Microcontrollers. AT91SAM CAN Bootloader. AT91SAM CAN Bootloader User Notes. 1. Description. 2. Key Features
User Notes 1. Description The CAN bootloader SAM-BA Boot4CAN allows the user to program the different memories and registers of any Atmel AT91SAM product that includes a CAN without removing them from
More informationDS1721 2-Wire Digital Thermometer and Thermostat
www.dalsemi.com FEATURES Temperature measurements require no external components with ±1 C accuracy Measures temperatures from -55 C to +125 C; Fahrenheit equivalent is -67 F to +257 F Temperature resolution
More information256K (32K x 8) Paged Parallel EEPROM AT28C256
Features Fast Read Access Time 150 ns Automatic Page Write Operation Internal Address and Data Latches for 64 Bytes Internal Control Timer Fast Write Cycle Times Page Write Cycle Time: 3 ms or 10 ms Maximum
More informationRemember you can apply online. It s quick and easy. Go to www.gov.uk/advancedlearningloans. Title. Forename(s) Surname. Sex. Male Date of birth D
24+ Advancd Larning Loan Application form Rmmbr you can apply onlin. It s quick and asy. Go to www.gov.uk/advancdlarningloans About this form Complt this form if: you r studying an ligibl cours at an approvd
More information8-bit. Application Note. Microcontrollers. AVR282: USB Firmware Upgrade for AT90USB
AVR282: USB Firmware Upgrade for AT90USB Features Supported by Atmel FLIP program on all Microsoft O/S from Windows 98SE and later FLIP 3.2.1 or greater supports Linux Default on chip USB bootloader In-System
More information8-bit Microcontroller. Application Note. AVR400: Low Cost A/D Converter
AVR400: Low Cost A/D Converter Features Interrupt Driven : 23 Words Low Use of External Components Resolution: 6 Bits Measurement Range: 0-2 V Runs on Any AVR Device with 8-bit Timer/Counter and Analog
More informationAVR134: Real Time Clock (RTC) using the Asynchronous Timer. 8-bit Microcontrollers. Application Note. Features. 1 Introduction
AVR134: Real Time Clock (RTC) using the Asynchronous Timer Features Real Time Clock with Very Low Power Consumption (4 μa @ 3.3V) Very Low Cost Solution Adjustable Prescaler to Adjust Precision Counts
More informationQuick Start Guide. CAN Microcontrollers. ATADAPCAN01 - STK501 CAN Extension. Requirements
ATADAPCAN01 - STK501 CAN Extension The ATADAPCAN01 - STK501 CAN add-on is an extension to the STK500 and STK501 development boards from Atmel Corporation, adding support for the AVR AT90CAN128 device in
More informationImportant Information Call Through... 8 Internet Telephony... 6 two PBX systems... 10 Internet Calls... 3 Internet Telephony... 2
Installation and Opration Intrnt Tlphony Adaptr Aurswald Box Indx C I R 884264 03 02/05 Call Duration, maximum...10 Call Through...7 Call Transportation...7 Calls Call Through...7 Intrnt Tlphony...3 two
More informationAVR245: Code Lock with 4x4 Keypad and I2C LCD. 8-bit Microcontrollers. Application Note. Features. 1 Introduction
AVR245: Code Lock with 4x4 Keypad and I2C LCD Features Application example for code lock - Ideal for low pin count AVRs Uses I/O pins to read 4x4 keypad Uses Timer/Counter to control piezoelectric buzzer
More informationAVR030: Getting Started with IAR Embedded Workbench for Atmel AVR. 8-bit Microcontrollers. Application Note. Features.
AVR030: Getting Started with IAR Embedded Workbench for Atmel AVR Features How to open a new workspace and project in IAR Embedded Workbench Description and option settings for compiling the c-code Setting
More informationPackage Information Datasheet for Mature Altera Devices
Packag Information Datasht for Matur Altra Dvics DS-PKG-16.8 This datasht provids packag and thrmal rsistanc information for matur Altra dvics. Packag information includs th ordring cod rfrnc, packag acronym,
More informationQuestion 3: How do you find the relative extrema of a function?
ustion 3: How do you find th rlativ trma of a function? Th stratgy for tracking th sign of th drivativ is usful for mor than dtrmining whr a function is incrasing or dcrasing. It is also usful for locating
More informationCAT28C64B F R E E. 64K-Bit CMOS PARALLEL EEPROM L E A D FEATURES DESCRIPTION BLOCK DIAGRAM
64K-Bit CMOS PARALLEL EEPROM FEATURES Fast read access times: 90/120/150ns Low power CMOS dissipation: Active: 25 ma max. Standby: 100 µa max. Simple write operation: On-chip address and data latches Self-timed
More information8-bit Microcontroller. Application Note. AVR222: 8-point Moving Average Filter
AVR222: 8-point Moving Average Filter Features 31-word Subroutine Filters Data Arrays up to 256 Bytes Runable Demo Program Introduction The moving average filter is a simple Low Pass FIR (Finite Impulse
More informationTag Tuning/RFID. Application Note. Tag Tuning. Introduction. Antenna Equivalent Circuit
Tag Tuning Introduction RFID tags extract all of their power to both operate and communicate from the reader s magnetic field. Coupling between the tag and reader is via the mutual inductance of the two
More information8-bit Microcontroller. Application Note. AVR314: DTMF Generator
AVR314: DTMF Generator Features Generation of Sine Waves Using PWM (Pulse-Width Modulation) Combine Different Sine Waves to DTMF Signal Assembler and C High-level Language Code STK500 Top-Module Design
More informationAVR1309: Using the XMEGA SPI. 8-bit Microcontrollers. Application Note. Features. 1 Introduction SCK MOSI MISO SS
AVR1309: Using the XMEGA SPI Features Introduction to SPI and the XMEGA SPI module Setup and use of the XMEGA SPI module Implementation of module drivers Polled master Interrupt controlled master Polled
More informationUsing CryptoMemory in Full I 2 C Compliant Mode. Using CryptoMemory in Full I 2 C Compliant Mode AT88SC0104CA AT88SC0204CA AT88SC0404CA AT88SC0808CA
Using CryptoMemory in Full I 2 C Compliant Mode 1. Introduction This application note describes how to communicate with CryptoMemory devices in full I 2 C compliant mode. Full I 2 C compliance permits
More informationN-Channel 20 V (D-S) MOSFET
N-Channl 2 V (-) MOFET i846b PROUCT UMMARY V (V) R (on) () MAX. I (A) Q g (TYP.) 2 mm.37 at V G = 2.5 V 6 7.5 nc.33 at V G = 4.5 V 6.42 at V G =.8 V 5 xxxx xxx Backsid Viw MICRO FOOT.5 x.5 mm 6 5 Bump
More information8-bit RISC Microcontroller. Application Note. AVR236: CRC Check of Program Memory
AVR236: CRC Check of Program Memory Features CRC Generation and Checking of Program Memory Supports all AVR Controllers with LPM Instruction Compact Code Size, 44 Words (CRC Generation and CRC Checking)
More informationApplication Note. USB Mass Storage Device Implementation. USB Microcontrollers. References. Abbreviations. Supported Controllers
USB Mass Storage Device Implementation References Universal Serial Bus Specification, revision 2.0 Universal Serial Bus Class Definition for Communication Devices, version 1.1 USB Mass Storage Overview,
More informationDM7474 Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs
DM7474 Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs General Description This device contains two independent positive-edge-triggered D-type flip-flops with
More informationCAT24C128. 128 kb I 2 C CMOS Serial EEPROM
24128 128 k I 2 MO rial PROM scription h 24128 is a 128 k rial MO PROM, intrnally organizd as 16,384 words of 8 its ach. It faturs a 64 yt pag writ uffr and supports oth th tandard (100 khz), Fast (400
More informationAT89C5131A Starter Kit... Software User Guide
AT89C5131A Starter Kit... Software User Guide Table of Contents Section 1 Introduction... 1-1 1.1 Abbreviations...1-1 Section 2 Getting Started... 2-3 2.1 Hardware Requirements...2-3 2.2 Software Requirements...2-3
More information8-bit RISC Microcontroller. Application Note. AVR155: Accessing an I 2 C LCD Display using the AVR 2-wire Serial Interface
AVR155: Accessing an I 2 C LCD Display using the AVR 2-wire Serial Interface Features Compatible with Philips' I 2 C protocol 2-wire Serial Interface Master Driver for Easy Transmit and Receive Function
More informationFeatures INSTRUCTION DECODER CONTROL LOGIC AND CLOCK GENERATORS COMPARATOR AND WRITE ENABLE EEPROM ARRAY READ/WRITE AMPS 16
July 2000 FM9346 (MICROWIRE Bus Interface) 1024- Serial EEPROM General Description FM9346 is a 1024-bit CMOS non-volatile EEPROM organized as 64 x 16-bit array. This device features MICROWIRE interface
More informationUSB 2.0 Full-Speed Host/Function Processor AT43USB370. Summary. Features. Overview
Features USB 2.0 Full Speed Host/Function Processor Real-time Host/Function Switching Capability Internal USB and System Interface Controllers 32-bit Generic System Processor Interface with DMA Separate
More informationAVR106: C functions for reading and writing to Flash memory. 8-bit Microcontrollers. Application Note. Features. Introduction
AVR106: C functions for reading and writing to Flash memory Features C functions for accessing Flash memory - Byte read - Page read - Byte write - Page write Optional recovery on power failure Functions
More informationCD4013BC Dual D-Type Flip-Flop
CD4013BC Dual D-Type Flip-Flop General Description The CD4013B dual D-type flip-flop is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement mode transistors.
More informationDM74LS05 Hex Inverters with Open-Collector Outputs
Hex Inverters with Open-Collector Outputs General Description This device contains six independent gates each of which performs the logic INVERT function. The open-collector outputs require external pull-up
More informationAT24C01D and AT24C02D
AT24C01D and AT24C02D I 2 C-Compatible (2-wire) Serial EEPROM 1-Kbit (128 x 8) or 2-Kbit (256 x 8) DATASHEET Features Low Voltage Operation 1.7V (V CC = 1.7V to 3.6V) Internally Organized 128 x 8 (1K)
More informationDM74LS00 Quad 2-Input NAND Gate
DM74LS00 Quad 2-Input NAND Gate General Description This device contains four independent gates each of which performs the logic NAND function. Ordering Code: August 1986 Revised March 2000 Order Number
More informationHow to Calculate the Capacitor of the Reset Input of a C51 Microcontroller 80C51. Application Note. Microcontrollers. Introduction
How to Calculate the Capacitor of the Reset Input of a C51 Microcontroller This application note explains how the reset of the 80C51 microcontroller works when the RST pin is a pure input pin and when
More informationFree ACA SOLUTION (IRS 1094&1095 Reporting)
Fr ACA SOLUTION (IRS 1094&1095 Rporting) Th Insuranc Exchang (301) 279-1062 ACA Srvics Transmit IRS Form 1094 -C for mployrs Print & mail IRS Form 1095-C to mploys HR Assist 360 will gnrat th 1095 s for
More informationMM74HC273 Octal D-Type Flip-Flops with Clear
MM74HC273 Octal D-Type Flip-Flops with Clear General Description The MM74HC273 edge triggered flip-flops utilize advanced silicon-gate CMOS technology to implement D-type flipflops. They possess high noise
More informationCookie Policy- May 5, 2014
Cooki Policy- May 5, 2014 Us of Cookis on Sizmk Wbsits This Cooki Disclosur applis only to us of cookis on corporat wbsits (www.sizmk.com and rlatd rgional wbsits) publishd by Sizmk Inc. and its affiliats
More informationAVR1922: Xplain Board Controller Firmware. 8-bit Microcontrollers. Application Note. Features. 1 Introduction
AVR1922: Xplain Board Controller Firmware Features USB interface - Mass-storage to on-board DataFlash memory Atmel AVR XMEGA TM reset control 1 Introduction The Xplain board controller, an AT90USB1287,
More informationNTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter
NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter Description: The NTE2053 is a CMOS 8 bit successive approximation Analog to Digital converter in a 20 Lead DIP type package which uses a differential
More informationLecture 20: Emitter Follower and Differential Amplifiers
Whits, EE 3 Lctur 0 Pag of 8 Lctur 0: Emittr Followr and Diffrntial Amplifirs Th nxt two amplifir circuits w will discuss ar ry important to lctrical nginring in gnral, and to th NorCal 40A spcifically.
More informationAVR1900: Getting started with ATxmega128A1 on STK600. 8-bit Microcontrollers. Application Note. 1 Introduction
AVR1900: Getting started with ATxmega128A1 on STK600 1 Introduction This document contains information about how to get started with the ATxmega128A1 on STK 600. The first three sections contain information
More information-80E PC2-6400 800 800 533 400 12.5 12.5 55-667 PC2-5300 667 533 400 15 15 55-53E PC2-4200 533 400 15 15 55
SDRAM FBDIMM MT18HTF12872FDZ 1GB MT18HTF25672FDZ 2GB 1GB, 2GB (x72, DR) 240-Pin SDRAM FBDIMM Features Features 240-pin, fully buffered dual in-line memory module (FBDIMM) Fast data transfer rates: PC2-4200,
More informationCD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset
October 1987 Revised March 2002 CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset General Description The CD4027BC dual J-K flip-flops are monolithic complementary MOS (CMOS) integrated circuits
More informationMM74HC174 Hex D-Type Flip-Flops with Clear
Hex D-Type Flip-Flops with Clear General Description The MM74HC174 edge triggered flip-flops utilize advanced silicon-gate CMOS technology to implement D-type flipflops. They possess high noise immunity,
More informationFM75 Low-Voltage Two-Wire Digital Temperature Sensor with Thermal Alarm
Low-Voltage Two-Wire Digital Temperature Sensor with Thermal Alarm Features User Configurable to 9, 10, 11 or 12-bit Resolution Precision Calibrated to ±1 C, 0 C to 100 C Typical Temperature Range: -40
More information74LS193 Synchronous 4-Bit Binary Counter with Dual Clock
74LS193 Synchronous 4-Bit Binary Counter with Dual Clock General Description The DM74LS193 circuit is a synchronous up/down 4-bit binary counter. Synchronous operation is provided by having all flip-flops
More informationDM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs
August 1986 Revised March 2000 DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary General Description This device contains two independent negative-edge-triggered
More informationDDR2 SDRAM FBDIMM MT36HTF51272FDZ 4GB. Features. 4GB (x72, QR) 240-Pin DDR2 SDRAM FBDIMM. Features. Features (Continued)
SDRAM FBDIMM MT36HTF51272FDZ 4GB 4GB (x72, QR) 240-Pin SDRAM FBDIMM Features Features 240-pin, fully buffered DIMM (FBDIMM) Fast data transfer rates: PC2-4200, PC2-5300, or PC2-6400 4GB (512 Meg x 72)
More informationAVR32701: AVR32AP7 USB Performance. 32-bit Microcontrollers. Application Note. Features. 1 Introduction
AVR32701: AVR32AP7 USB Performance Features Linux USB bulk transfer performance ATSTK1000 (32-bit SDRAM bus width) ATNGW100 (16-bit SDRAM bus width) GadgetFS driver and gadgetfs-test application USB performance
More informationJune 2012. Enprise Rent. Enprise 1.1.6. Author: Document Version: Product: Product Version: SAP Version: 8.81.100 8.8
Jun 22 Enpris Rnt Author: Documnt Vrsion: Product: Product Vrsion: SAP Vrsion: Enpris Enpris Rnt 88 88 Enpris Rnt 22 Enpris Solutions All rights rsrvd No parts of this work may b rproducd in any form or
More informationMM74HC14 Hex Inverting Schmitt Trigger
MM74HC14 Hex Inverting Schmitt Trigger General Description The MM74HC14 utilizes advanced silicon-gate CMOS technology to achieve the low power dissipation and high noise immunity of standard CMOS, as
More informationDM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock
September 1986 Revised March 2000 DM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock General Description The DM74LS193 circuit is a synchronous up/down 4-bit binary counter. Synchronous operation
More informationLC898300XA. Functions Automatic adjustment to the individual resonance frequency Automatic brake function Initial drive frequency adjustment function
Ordering number : A2053 CMOS LSI Linear Vibrator Driver IC http://onsemi.com Overview is a Linear Vibrator Driver IC for a haptics and a vibrator installed in mobile equipments. The best feature is it
More informationDDR2 SDRAM FBDIMM MT36HTF25672F 2GB MT36HTF51272F 4GB. Features. 2GB, 4GB (x72, DR) 240-Pin DDR2 SDRAM FBDIMM. Features
SDRAM FBDIMM MT36HTF25672F 2GB MT36HTF51272F 4GB 2GB, 4GB (x72, DR) 240-Pin SDRAM FBDIMM Features Features 240-pin, fully buffered DIMM (FBDIMM) Fast data transfer rates: PC2-4200, PC2-5300, or PC2-6400
More informationAP Calculus AB 2008 Scoring Guidelines
AP Calculus AB 8 Scoring Guidlins Th Collg Board: Conncting Studnts to Collg Succss Th Collg Board is a not-for-profit mmbrship association whos mission is to connct studnts to collg succss and opportunity.
More informationHigh Stability - High Temperature (230 C) Thin Film Wraparound Chip Resistors, Sulfur Resistant
High Stability - High Temperature (230 C) Thin Film Wraparound Chip Resistors, Sulfur Resistant INTRODUCTION For applications such as down hole applications, the need for parts able to withstand very severe
More informationSPECIAL VOWEL SOUNDS
SPECIAL VOWEL SOUNDS Plas consult th appropriat supplmnt for th corrsponding computr softwar lsson. Rfr to th 42 Sounds Postr for ach of th Spcial Vowl Sounds. TEACHER INFORMATION: Spcial Vowl Sounds (SVS)
More informationDDR2 SDRAM FBDIMM MT18HTF12872FD 1GB MT18HTF25672FD 2GB. Features. 1GB, 2GB (x72, DR) 240-Pin DDR2 SDRAM FBDIMM. Features
SDRAM FBDIMM MT18HTF12872FD 1GB MT18HTF25672FD 2GB 1GB, 2GB (x72, DR) 240-Pin SDRAM FBDIMM Features Features 240-pin, fully buffered dual in-line memory module (FBDIMM) Fast data transfer rates: PC2-4200,
More informationX9C102/103/104/503. Terminal Voltages ±5V, 100 Taps. Digitally-Controlled (XDCP) Potentiometer
APPLICATION NOTE A V A I L A B L E AN20 AN42 53 AN71 AN73 AN88 AN91 92 AN115 Terminal Voltages ±5V, 100 Taps X9C102/103/104/503 Digitally-Controlled (XDCP) Potentiometer FEATURES Solid-State Potentiometer
More informationNM93CS06 CS46 CS56 CS66. 256-1024- 2048-4096-Bit Serial EEPROM with Data Protect and Sequential Read
August 1996 NM93CS06 CS46 CS56 CS66 (MICROWIRE TM Bus Interface) 256-1024- 2048-4096-Bit Serial EEPROM with Data Protect and Sequential Read General Description The NM93CS06 CS46 CS56 CS66 devices are
More informationLecture 3: Diffusion: Fick s first law
Lctur 3: Diffusion: Fick s first law Today s topics What is diffusion? What drivs diffusion to occur? Undrstand why diffusion can surprisingly occur against th concntration gradint? Larn how to dduc th
More information8-bit Microcontroller. Application Note. AVR105: Power Efficient High Endurance Parameter Storage in Flash Memory
AVR105: Power Efficient High Endurance Parameter Storage in Flash Memory Features Fast Storage of Parameters High Endurance Flash Storage 350K Write Cycles Power Efficient Parameter Storage Arbitrary Size
More informationDescription. Rc NPT G 1/8 1/4 3/8 1/2 3/4. With drain cock Drain guide 1/8 Drain guide 1/4 Drain cock with barb fitting: For ø6 x ø4 nylon tube
M Mist Sparator to M Micro Mist Sparator to Sris M ominal filtration rating: 0.3 µm Sris ominal filtration rating: µm How to Ordr Mist Sparator Micro Mist Sparator, M, Option/Smi-standard: Slct on ach
More informationAVR32138: How to optimize the ADC usage on AT32UC3A0/1, AT32UC3A3 and AT32UC3B0/1 series. 32-bit Microcontrollers. Application Note.
AVR32138: How to optimize the ADC usage on AT32UC3A0/1, AT32UC3A3 and AT32UC3B0/1 series 1 Introduction This application note outlines the steps necessary to optimize analog to digital conversions on AT32UC3A0/1,
More informationDS1220Y 16k Nonvolatile SRAM
19-5579; Rev 10/10 NOT RECOENDED FOR NEW DESIGNS 16k Nonvolatile SRAM www.maxim-ic.com FEATURES 10 years minimum data retention in the absence of external power Data is automatically protected during power
More informationCD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate
CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate General Description The CD4001BC and CD4011BC quad gates are monolithic complementary MOS (CMOS) integrated
More information