Fastest Path to Your Design. Quartus Prime Software Key Benefits

Save this PDF as:
 WORD  PNG  TXT  JPG

Size: px
Start display at page:

Download "Fastest Path to Your Design. Quartus Prime Software Key Benefits"

Transcription

1 Q UA R T U S P R I M E D E S I G N S O F T WA R E

2 Fastest Path to Your Design Quartus Prime software is number one in performance and productivity for FPGA, CPLD, and SoC designs, providing the fastest path to convert your concept into reality. The Quartus Prime software can easily adapt to your specific needs in all phases of FPGA, CPLD, and SoC design in different platforms. The Quartus Prime software provides everything you need to design with Altera devices. Key features include: Qsys system integration tool BluePrint Platform Designer Physical Synthesis Hybrid Placer PowerPlay Power Analyzer TimeQuest timing analyzer DSP Builder ModelSim -Altera Edition simulation software Altera Edition Quartus Prime Software Key Benefits Industry-Leading Compile Time Accelerated time-to-market Improved Design Productivity Fewer Design Iterations The Quartus Prime software is available in three editions based on your design requirements: Pro, Standard, and Lite Edition. Quartus Prime Pro Editon The Quartus Prime Pro Edition software is optimized to support the advanced features in Altera s next-generation FPGAs and SoCs, starting with the Arria 10 device family. Quartus Prime Standard Edition The Quartus Prime Standard Edition software includes the most extensive support for Altera s latest device families and requires a subscription license. Quartus Prime Lite Edition The Quartus Prime Lite Edition software provides an ideal entry point to Altera s high-volume device families and is available as a free download with no license file required. 2

3 Qsys Pro System Integration Tool The new Qsys Pro system integration tool in the Pro Edition software retains the powerful functionality of Qsys, but with a new hierarchical framework of Spectra-Q TM engine. This enables the Qsys Pro tool to provide 100X faster response time while opening systems and creating new connections by regenerating or operating on intellectual property (IP) blocks that have changed. The new Qsys Pro tool also supports a variety of design entry methods, such as register transfer level (RTL), block-based design entry, to schematic entry, and black boxes. Hierarchical Framework Standard Interconnects AXI, AHB, APB Avalon Interfaces IP-XACT Design Descriptors Multiple Sources RTL Black Box OpenCL Kernel DSP Builder Subsystem Design Reuse IP Library BluePrint Platform Designer The BluePrint Platform Designer explores a device s peripheral architecture and efficiently assigns interfaces. BluePrint prevents illegal pin assignments by performing fitter and legal checks in real time. This flow eliminates complex error messages and the need to wait for a full compile, thereby speeding up your I/O design by 10X. 3

4 Physical Synthesis Once the design is placed, the new physical synthesis further optimizes the timing performance of the design. Using fast incremental timing analysis, physical synthesis works on targeted sections of the design and performs various transformations including but not limited to register retiming, combinational re-synthesis, LUT input rotations, and logic duplication to improve the overall timing performance of the design. Physical synthesis also incrementally ensures that the placement of the design remains legal, and enables better flow convergence. Hybrid Placer The Quartus Prime software also includes a new Hybrid Placement feature that uses advanced placement algorithms to speed up overall logic placement. The Hybrid Placer combines analytical and advanced annealing techniques for overall improved quality of results and a reduction in seed noise enabling faster timing closure. PowerPlay Power Analyzer Altera s PowerPlay power analysis technology features Excel-based PowerPlay early power estimators (EPE) and the PowerPlay power analyzer tool in the Quartus Prime software. These power analysis tools give you the ability to estimate power consumption from early design concept through design implementation. Design Entry Constraints Speed Area Power Synthesis Placement and Routing Optimize Power PowerPlay Power Analyzer Power-Optimized Design 4

5 TimeQuest Timing Analyzer TimeQuest timing analyzer is the second generation, easy-to-use timing analyzer which leverages industrystandard Synopsys Design Constraints (SDC) support to achieve accurate timing, resulting in faster timing closure. DSP Builder DSP Builder generates HDL for digital signal processing (DSP) algorithms in model-based design flow. DSP Builder integrates the algorithm development, simulation, and verification capabilities of MathWorks MATLAB and Simulink system-level design tools with the Altera Quartus Prime design software. You can shorten DSP design cycles by creating the hardware representation of a DSP design in an algorithm-friendly development environment. DSP Builder consists of Standard Blockset and Advanced Blockset. Advanced Blockset is recommended for new designs. Features: Provides superior fixed-point and IEEE 754 single-precision, floating-point DSP implementation with vector processing Offers bit-accurate and cycle-accurate simulation models Performs automatic generation of VHDL test benches Facilitates integration of complex DSP functions Use MATLAB or Simulink to Design Algorithm Add Functions in DSP Builder DSP Libraries Perform Synthesis, Place-and-Route (Quartus Prime Software) Evaluate Hardware in a DSP Development Kit ModelSim-Altera Edition Software The ModelSim-Altera Edition software is a version of the ModelSim software licensed from Mentor Graphics targeted for Altera devices. The software supports Altera gate-level simulation libraries and includes behavioral simulation, HDL testbenches, and Tcl scripting. The ModelSim-Altera Edition software supports dual-language simulation. This includes designs that are written in a combination of Verilog, SystemVerilog, and VHDL languages, also known as mixed HDL. Both the ModelSim-Altera Edition software and ModelSim-Altera Starter Edition software are available for all versions of Quartus Prime software. The ModelSim-Altera Starter Edition software is the same as the ModelSim-Altera Edition software except for the following areas: The ModelSim-Altera Edition software is licensed The ModelSim-Altera Starter Edition software simulation performance is lower than that of ModelSim-Altera Edition, and has a line limit of 10,000 executable lines compared to an unlimited number of lines allowed in the ModelSim-Altera Edition software 5

6 The Quartus Prime software is number one in performance and productivity for FPGA, CPLD, and SoC designs, providing the fastest path to convert your concept into reality. The Quartus Prime software also supports many third-party tools for synthesis, static timing analysis, board-level simulation, signal integrity analysis, and formal verification. Device Support Design Entry Functional Simulation Notes: 1. The only Arria II FPGA supported is the EP2AGX45 device. 2. Available for Stratix V, Arria V, Cyclone V. 3. Requires an additional license. 4. Available for Arria 10, Stratix V, Arria V, Cyclone V 5. Available with TalkBack feature enabled. Quartus Prime Software Key Features Quartus Prime Software Design Flow Availability Lite Edition (Free) Standard Edition ($) Pro Edition ($) Cyclone, MAX, and Arria II device support Arria and Stratix device support 3 Arria 10 device support 3 3 Multiprocessor support (faster compile time) 3 3 IP Base Suite Available for purchase 3 3 Qsys Qsys Pro 3 Rapid Recompile BluePrint Platform Designer 3 ModelSim-Altera Starter Edition software ModelSim-Altera Edition software Synthesis Spectra-Q Synthesis 3 Placement and Routing Timing and Power Verification In-System Debug Operating System (OS) Support Add-On Development Tools Price Fitter (Place and Route) 3 3 Incremental Optimization 3 Spectra-Q Hybrid Placer Spectra-Q Router TimeQuest Static Timing Analyzer PowerPlay Power Analyzer SignalTap TM II Logic Analyzer Transceiver toolkit 3 3 JNEye link analysis tool 3 3 Windows/Linux 64 bit support Altera SDK for OpenCL TM DSP Builder Nios II Embedded Design Suite SoC Embedded Design Suite Free Buy Fixed - $2,995 Float - $3,995 Buy Fixed - $3,995 Float - $4,995 Download Download Now Download Now Download Now 6

7 Quartus Prime Design Software Features Summary BluePrint Platform Designer Pin planner Platform designer tool that enables you to quickly create your I/O design using real time legality checks. Eases the process of assigning and managing pin assignments for high-density and high-pin-count designs. Design Flow Methodology Qsys or Qsys Pro Off-the-shelf IP cores Automates system development by integrating IP functions and subsystems (collection of IP functions) using a hierarchical approach and a high-performance interconnect based on a network-on-a-chip architecture. Lets you construct your system-level design using IP cores from Altera and from Altera s third-party IP partners. Synthesis Now with expanded language support for System Verilog and VHDL Scripting support Rapid Recompile Supports command-line operation and Tcl scripting, as well as graphical user interface (GUI) design. Maximizes your productivity by reducing your compilation time up to 4X (for a small design change after a full compile). Improves design timing preservation. Incremental Optimization The incremental optimizations capability in the Quartus Prime Pro Edition software offers a faster methodology to converge to design sign-off. The traditional fitter stage is divided into finer stages for more control over the design flow. Performance and Timing Closure Methodology Physical synthesis Design space explorer (DSE) Extensive cross-probing Optimization advisors Chip planner Uses post placement and routing delay knowledge of a design to improve performance. Increases performance by automatically iterating through combinations of Quartus Prime software settings to find optimal results. Provides support for cross-probing between verification tools and design source files. Provides design-specific advice to improve performance, resource usage, and power consumption. Reduces verification time while maintaining timing closure by enabling small, post placement and routing design changes to be implemented in minutes. TimeQuest timing analyzer Provides native Synopsys Design Constraint (SDC) support and allows you to create, manage, and analyze complex timing constraints and quickly perform advanced timing verification. Verification SignalTap II logic analyzer 1 System Console Supports the most channels, fastest clock speeds, largest sample depths, and most advanced triggering capabilities available in an embedded logic analyzer. Enables you to easily debug your FPGA in real time using read and write transactions. It also enables you to quickly create a GUI to help monitor and send data into your FPGA. PowerPlay technology Enables you to analyze and optimize both dynamic and static power consumption accurately. Third-Party Support EDA partners Offers EDA software support for synthesis, functional and timing simulation, static timing analysis, board-level simulation, signal integrity analysis, and formal verification. To see a complete list of partners, visit Notes: 1. Available with Talkback feature enabled in Quartus Prime Lite Edition software. Getting Started Steps Step 1: Download the free Quartus Prime Lite Edition software Step 2: Get oriented with the Quartus Prime software interactive tutorial After installation, open the interactive tutorial on the welcome screen. Step 3: Sign up for training 7

8 M AIN CORPORATE OFFICES Altera Corporation 101 Innovation Drive San Jose, CA USA Telephone: (408) Altera European Headquarters Holmers Farm Way High Wycombe Buckinghamshire HP12 4XF United Kingdom Telephone: (44) Altera Japan Ltd. Shinjuku i-land Tower 32F 6-5-1, Nishi Shinjuku Shinjuku-ku, Tokyo Japan Telephone: (81) Altera International Ltd. Unit 11-18, 9/F Millennium City 1, Tower Kwun Tong Road Kwun Tong Kowloon, Hong Kong Telephone: (852) Altera Corporation Technology Center Plot 6, Bayan Lepas Technoplex Medan Bayan Lepas Bayan Lepas Penang, Malaysia Telephone: Altera European Trading Company Ltd. Building 2100 Cork Airport Business Park, Cork, Republic of Ireland Telephone: Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at M 2016 GB

Spectra-Q Engine BACKGROUNDER

Spectra-Q Engine BACKGROUNDER BACKGROUNDER Spectra-Q Engine 2010 s 2000 s 1990 s >50K >500K >5M FPGAs and SoCs have taken huge leaps with next-generation capabilities. These include multi-million logic elements, complex interface protocols,

More information

Hardware Acceleration for Map/Reduce Analysis of Streaming Data Using OpenCL

Hardware Acceleration for Map/Reduce Analysis of Streaming Data Using OpenCL DESIGN SOLUTION: A C U S T O M E R S U C C E S S S T O R Y Hardware Acceleration for Map/Reduce Analysis of Streaming Data Using OpenCL By Jim Costabile, CEO/Founder, Syncopated Engineering Inc. The Project

More information

Fujisoft solves graphics acceleration for the Android platform

Fujisoft solves graphics acceleration for the Android platform DESIGN SOLUTION: A C U S T O M E R S U C C E S S S T O R Y Fujisoft solves graphics acceleration for the Android platform by Hiroyuki Ito, Senior Engineer Embedded Core Technology Department, Solution

More information

Quartus II Software Design Series : Foundation. Digitale Signalverarbeitung mit FPGA. Digitale Signalverarbeitung mit FPGA (DSF) Quartus II 1

Quartus II Software Design Series : Foundation. Digitale Signalverarbeitung mit FPGA. Digitale Signalverarbeitung mit FPGA (DSF) Quartus II 1 (DSF) Quartus II Stand: Mai 2007 Jens Onno Krah Cologne University of Applied Sciences www.fh-koeln.de jens_onno.krah@fh-koeln.de Quartus II 1 Quartus II Software Design Series : Foundation 2007 Altera

More information

Engineering Change Order (ECO) Support in Programmable Logic Design

Engineering Change Order (ECO) Support in Programmable Logic Design White Paper Engineering Change Order (ECO) Support in Programmable Logic Design A major benefit of programmable logic is that it accommodates changes to the system specification late in the design cycle.

More information

PowerPlay Power Analysis & Optimization Technology

PowerPlay Power Analysis & Optimization Technology Quartus II Software Questions & Answers Following are the most frequently asked questions about the new features in Altera s Quartus II design software. PowerPlay Power Analysis & Optimization Technology

More information

ModelSim-Altera Software Simulation User Guide

ModelSim-Altera Software Simulation User Guide ModelSim-Altera Software Simulation User Guide ModelSim-Altera Software Simulation User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com UG-01102-2.0 Document last updated for Altera Complete

More information

Digitale Signalverarbeitung mit FPGA (DSF) Soft Core Prozessor NIOS II Stand Mai 2007. Jens Onno Krah

Digitale Signalverarbeitung mit FPGA (DSF) Soft Core Prozessor NIOS II Stand Mai 2007. Jens Onno Krah (DSF) Soft Core Prozessor NIOS II Stand Mai 2007 Jens Onno Krah Cologne University of Applied Sciences www.fh-koeln.de jens_onno.krah@fh-koeln.de NIOS II 1 1 What is Nios II? Altera s Second Generation

More information

Product Development Flow Including Model- Based Design and System-Level Functional Verification

Product Development Flow Including Model- Based Design and System-Level Functional Verification Product Development Flow Including Model- Based Design and System-Level Functional Verification 2006 The MathWorks, Inc. Ascension Vizinho-Coutry, avizinho@mathworks.fr Agenda Introduction to Model-Based-Design

More information

Model-Based Design for Altera FPGAs Using Simulink, HDL Coder, and Altera DSP Builder Advanced Blockset

Model-Based Design for Altera FPGAs Using Simulink, HDL Coder, and Altera DSP Builder Advanced Blockset Model-Based Design for Altera FPGAs Using Simulink, HDL Coder, and Altera DSP Builder Advanced Blockset By Kiran Kintali and Yongfeng Gu White Paper Summary This document describes how HDL Coder from MathWorks

More information

MATLAB and Simulink for Embedded System Design

MATLAB and Simulink for Embedded System Design Pieter J. Mosterman pieter.mosterman@mathworks.com 591 592 593 594 595 596 597 598 599 600 /* Logic: '/either' */ rtb_either = power_window_con_b.passenger_control_b power_window_con_b.passenger_control_a;

More information

Quartus II Software and Device Support Release Notes Version 15.0

Quartus II Software and Device Support Release Notes Version 15.0 2015.05.04 Quartus II Software and Device Support Release Notes Version 15.0 RN-01080-15.0.0 Subscribe This document provides late-breaking information about the Altera Quartus II software release version

More information

Quartus II Handbook Volume 3: Verification

Quartus II Handbook Volume 3: Verification Quartus II Handbook Volume 3: Verification Subscribe QII5V3 2015.05.04 101 Innovation Drive San Jose, CA 95134 www.altera.com Simulating Altera Designs 1 2015.05.04 QII5V3 Subscribe This document describes

More information

Using Altera MAX Series as Microcontroller I/O Expanders

Using Altera MAX Series as Microcontroller I/O Expanders 2014.09.22 Using Altera MAX Series as Microcontroller I/O Expanders AN-265 Subscribe Many microcontroller and microprocessor chips limit the available I/O ports and pins to conserve pin counts and reduce

More information

Altera Error Message Register Unloader IP Core User Guide

Altera Error Message Register Unloader IP Core User Guide 2015.06.12 Altera Error Message Register Unloader IP Core User Guide UG-01162 Subscribe The Error Message Register (EMR) Unloader IP core (altera unloader) reads and stores data from the hardened error

More information

A Validated Methodology for Designing Safe Industrial Systems on a Chip

A Validated Methodology for Designing Safe Industrial Systems on a Chip A Validated Methodology for Designing Safe Industrial Systems on a Chip WP-01168-1.3 White Paper Industrial automation applications across all segments from factory, machine, and process automation to

More information

Quartus Prime Standard Edition Handbook Volume 3: Verification

Quartus Prime Standard Edition Handbook Volume 3: Verification Quartus Prime Standard Edition Handbook Volume 3: Verification Subscribe QPS5V3 101 Innovation Drive San Jose, CA 95134 www.altera.com Simulating Altera Designs 1 QPS5V3 Subscribe This document describes

More information

Five Ways to Build Flexibility into Industrial Applications with FPGAs

Five Ways to Build Flexibility into Industrial Applications with FPGAs Five Ways to Build Flexibility into Industrial Applications with FPGAs by Jason Chiang and Stefano Zammattio, Altera Corporation WP-01154-2.0 White Paper This document describes using an Altera industrial-grade

More information

Hardware-Software Implementation With Model-Based Design

Hardware-Software Implementation With Model-Based Design Hardware-Software Implementation With Model-Based Design Sudhir Sharma Product Manager, HDL Code Generation And Verification The MathWorks 2007 The MathWorks, Inc. Agenda What is the System Design Challenge

More information

Rapid System Prototyping with FPGAs

Rapid System Prototyping with FPGAs Rapid System Prototyping with FPGAs By R.C. Coferand Benjamin F. Harding AMSTERDAM BOSTON HEIDELBERG LONDON NEW YORK OXFORD PARIS SAN DIEGO SAN FRANCISCO SINGAPORE SYDNEY TOKYO Newnes is an imprint of

More information

Model-based system-on-chip design on Altera and Xilinx platforms

Model-based system-on-chip design on Altera and Xilinx platforms CO-DEVELOPMENT MANUFACTURING INNOVATION & SUPPORT Model-based system-on-chip design on Altera and Xilinx platforms Ronald Grootelaar, System Architect RJA.Grootelaar@3t.nl Agenda 3T Company profile Technology

More information

Introduction to the Quartus II Software. Version 10.0

Introduction to the Quartus II Software. Version 10.0 Introduction to the Quartus II Software Version 10.0 Introduction to the Quartus II Software Altera Corporation 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com Introduction to the

More information

Using the Agilent 3070 Tester for In-System Programming in Altera CPLDs

Using the Agilent 3070 Tester for In-System Programming in Altera CPLDs Using the Agilent 3070 Tester for In-System Programming in Altera CPLDs AN-628-1.0 Application Note This application note describes how to use the Agilent 3070 test system to achieve faster programming

More information

FPGA-Adaptive Software Debug and Performance Analysis

FPGA-Adaptive Software Debug and Performance Analysis FPGA-Adaptive Software Debug and Performance Analysis WP-01198-1.0 White Paper The availability of devices incorporating hardened ARM applications processors closely coupled to an on-chip FPGA fabric opens

More information

White Paper Military Productivity Factors in Large FPGA Designs

White Paper Military Productivity Factors in Large FPGA Designs White Paper Introduction Changes in technology and requirements are leading to FPGAs playing larger roles in defense electronics designs, and consequently are creating both opportunities and risks. The

More information

Transitioning to Precision RTL Synthesis

Transitioning to Precision RTL Synthesis Transitioning to Precision RTL Synthesis Precision RTL Synthesis Overview What is Precision Synthesis? Precision is a synthesis technology platform from which 3 FPGA synthesis products have been introduced.

More information

Applying the Benefits of Network on a Chip Architecture to FPGA System Design

Applying the Benefits of Network on a Chip Architecture to FPGA System Design Applying the Benefits of on a Chip Architecture to FPGA System Design WP-01149-1.1 White Paper This document describes the advantages of network on a chip (NoC) architecture in Altera FPGA system design.

More information

SOPC Builder User Guide

SOPC Builder User Guide SOPC Builder User Guide SOPC Builder User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com UG-01096-1.0 Subscribe 2010 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY,

More information

White Paper Electronic Warfare Design With PLDs and High-Speed Transceivers

White Paper Electronic Warfare Design With PLDs and High-Speed Transceivers White Paper Introduction Electronic warfare has become part of the strategic landscape for all warfighters on the ground, at sea, and in the air. Threats change quickly, so fast characterization of the

More information

9/14/2011 14.9.2011 8:38

9/14/2011 14.9.2011 8:38 Algorithms and Implementation Platforms for Wireless Communications TLT-9706/ TKT-9636 (Seminar Course) BASICS OF FIELD PROGRAMMABLE GATE ARRAYS Waqar Hussain firstname.lastname@tut.fi Department of Computer

More information

Echtzeittesten mit MathWorks leicht gemacht Simulink Real-Time Tobias Kuschmider Applikationsingenieur

Echtzeittesten mit MathWorks leicht gemacht Simulink Real-Time Tobias Kuschmider Applikationsingenieur Echtzeittesten mit MathWorks leicht gemacht Simulink Real-Time Tobias Kuschmider Applikationsingenieur 2015 The MathWorks, Inc. 1 Model-Based Design Continuous Verification and Validation Requirements

More information

White Paper Performing Equivalent Timing Analysis Between Altera TimeQuest and Xilinx Trace

White Paper Performing Equivalent Timing Analysis Between Altera TimeQuest and Xilinx Trace White Paper Performing Equivalent Timing Analysis Between Altera TimeQuest and Xilinx Trace Introduction Most hardware designers who are qualifying FPGA performance normally run software benchmark comparisons

More information

Quartus Prime Design Suite Version 16.0 Update Release Notes

Quartus Prime Design Suite Version 16.0 Update Release Notes 2016.08.01 Quartus Prime Design Suite Version 16.0 Update Release Notes RN-01080-16.0.2.0 Subscribe This version of the Quartus Prime Design Suite Update Release Notes describes the Quartus Prime Design

More information

For Quartus II Software. This Quick Start Guide will show you. how to set up a Quartus. enter timing requirements, and

For Quartus II Software. This Quick Start Guide will show you. how to set up a Quartus. enter timing requirements, and Quick Start Guide For Quartus II Software This Quick Start Guide will show you how to set up a Quartus II project, enter timing requirements, and compile the design into an Altera device. 1 Three-Step

More information

VCS Industry s Highest Performance Simulation Solution

VCS Industry s Highest Performance Simulation Solution Datasheet VCS Industry s Highest Performance Simulation Solution Overview The Synopsys VCS functional verification solution (Figure 1) is the primary verification solution used by most of the world s top

More information

9 REASONS WHY THE VIVADO DESIGN SUITE ACCELERATES DESIGN PRODUCTIVITY

9 REASONS WHY THE VIVADO DESIGN SUITE ACCELERATES DESIGN PRODUCTIVITY 9 REASONS WHY THE VIVADO DESIGN SUITE ACCELERATES DESIGN PRODUCTIVITY Does your development team need to create complex, competitive, next-generation systems in a hurry? Xilinx All Programmable devices

More information

Quartus II Software and Device Support Release Notes Version 14.0

Quartus II Software and Device Support Release Notes Version 14.0 Quartus II Software and Device Support Release Notes Version 14.0 RN-01080-14.0.2 Release Notes This document provides late-breaking information about the Altera Quartus II software version 14.0. This

More information

PADS PCB Design Solutions The standard in desktop PCB design

PADS PCB Design Solutions The standard in desktop PCB design PADS PCB Design Solutions The standard in desktop PCB design PCB Flow D A T A S H E E T Major product benefits = Proven, reliable PCB design technology = Powerful, yet easy-to-use = Scalable to grow as

More information

Codesign: The World Of Practice

Codesign: The World Of Practice Codesign: The World Of Practice D. Sreenivasa Rao Senior Manager, System Level Integration Group Analog Devices Inc. May 2007 Analog Devices Inc. ADI is focused on high-end signal processing chips and

More information

White Paper 40-nm FPGAs and the Defense Electronic Design Organization

White Paper 40-nm FPGAs and the Defense Electronic Design Organization White Paper 40-nm FPGAs and the Defense Electronic Design Organization Introduction With Altera s introduction of 40-nm FPGAs, the design domains of military electronics that can be addressed with programmable

More information

Putting Altera MAX Series in Hibernation Mode Using User Flash Memory

Putting Altera MAX Series in Hibernation Mode Using User Flash Memory 20160114 Putting Altera MAX Series in Hibernation Mode Using User Flash Memory AN-547 Subscribe The MAX II, MAX V, and MAX 10 devices can be used in this example application You can completely power down

More information

Design and Verify Embedded Signal Processing Systems Using MATLAB and Simulink

Design and Verify Embedded Signal Processing Systems Using MATLAB and Simulink Design and Verify Embedded Signal Processing Systems Using MATLAB and Giorgia Zucchelli, Application Engineer, MathWorks 17 December 2010, Technical University Eindhoven 1 Introduction to Model Based Design

More information

Arria 10 Avalon-MM DMA Interface for PCIe Solutions

Arria 10 Avalon-MM DMA Interface for PCIe Solutions Arria 10 Avalon-MM DMA Interface for PCIe Solutions User Guide Subscribe Last updated for Quartus Prime Design Suite: 16.0 UG-01145_avmm_dma 101 Innovation Drive San Jose, CA 95134 www.altera.com Datasheet

More information

Reducing Total System Cost with Low-Power 28-nm FPGAs

Reducing Total System Cost with Low-Power 28-nm FPGAs Reducing Total System Cost with Low-Power 28-nm FPGAs WP-01180-1.1 White Paper When building systems for high-volume applications, it is very important to keep costs in check. There are several dimensions

More information

Nios II Software Developer s Handbook

Nios II Software Developer s Handbook Nios II Software Developer s Handbook Nios II Software Developer s Handbook 101 Innovation Drive San Jose, CA 95134 www.altera.com NII5V2-13.1 2014 Altera Corporation. All rights reserved. ALTERA, ARRIA,

More information

Qsys System Design Tutorial

Qsys System Design Tutorial 2015.05.04 TU-01006 Subscribe This tutorial introduces you to the Qsys system integration tool available with the Quartus II software. This tutorial shows you how to design a system that uses various test

More information

LPM_SHIFTREG Megafunction

LPM_SHIFTREG Megafunction UG-033105 Subscribe This document describes the Altera -provided megafunction IP core optimized for Altera device architectures. Using megafunctions instead of coding your own logic saves valuable design

More information

FPGAs for High-Performance DSP Applications

FPGAs for High-Performance DSP Applications White Paper FPGAs for High-Performance DSP Applications This white paper compares the performance of DSP applications in Altera FPGAs with popular DSP processors as well as competitive FPGA offerings.

More information

Using Nios II Floating-Point Custom Instructions Tutorial

Using Nios II Floating-Point Custom Instructions Tutorial Using Nios II Floating-Point Custom Instructions Tutorial 101 Innovation Drive San Jose, CA 95134 www.altera.com TU-N2FLTNGPNT-2.0 Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable

More information

PADS PCB Design Solutions

PADS PCB Design Solutions PADS PCB Design Solutions The standard in desktop PCB design PCB Flow D A T A S H E E T Major product benefits Proven, reliable PCB design technology Powerful, yet easy-to-use Scalable to grow as your

More information

White Paper FPGA Performance Benchmarking Methodology

White Paper FPGA Performance Benchmarking Methodology White Paper Introduction This paper presents a rigorous methodology for benchmarking the capabilities of an FPGA family. The goal of benchmarking is to compare the results for one FPGA family versus another

More information

SignalTap II with Verilog Designs

SignalTap II with Verilog Designs SignalTap II with Verilog Designs This tutorial explains how to use the SignalTap II feature within Altera s Quartus R II software. The Signal- Tap II Embedded Logic Analyzer is a system-level debugging

More information

Fixed-Point Design in MATLAB and Simulink

Fixed-Point Design in MATLAB and Simulink Fixed-Point Design in MATLAB and Simulink Gaurav Dubey Senior Team Lead - Pilot Engineering Gaurav.Dubey@mathworks.in 2013 The MathWorks, Inc. 1 What are you looking for? How can I convert an algorithm

More information

White Paper Selecting the Ideal FPGA Vendor for Military Programs

White Paper Selecting the Ideal FPGA Vendor for Military Programs White Paper Introduction As digital processing technologies such as digital signal processors, FPGAs, and CPUs become more complex and powerful, product and feature differentiation among vendors has significantly

More information

Simulation and Analysis Environment

Simulation and Analysis Environment Technical Backgrounder Simulation and Analysis Environment January 2016 Author Deepa Kannan Technical Marketing Manager, Synopsys Overview Synopsys Simulation and Analysis Environment (SAE) is a comprehensive

More information

USB-CPLD DEVELOPMENT SYSTEM FOR THE ARDUINO

USB-CPLD DEVELOPMENT SYSTEM FOR THE ARDUINO USB-CPLD DEVELOPMENT SYSTEM FOR THE ARDUINO The EPT USB-CPLD development system provides an innovative method of developing and debugging programmable logic code. It also provides a high speed data transfer

More information

Forging a Single Agile Radio Platform for Signal Intelligence and Public Safety

Forging a Single Agile Radio Platform for Signal Intelligence and Public Safety DESGN SOLUTON: C U S T O M E R S U C C E S S S T O R Y Forging a Single gile Radio Platform for Signal ntelligence and Public Safety By Brandon Malatest, COO, Per Vices The Project: Crimson Software-Defined

More information

Radar Processing: FPGAs or GPUs?

Radar Processing: FPGAs or GPUs? Radar Processing: FPGAs or GPUs? WP011972.0 White Paper While generalpurpose graphics processing units (GPGPUs) offer high rates of peak floatingpoint operations per second (FLOPs), FPGAs now offer competing

More information

Ethernet Switch. WAN Gateway. Figure 1: Switched LAN Example

Ethernet Switch. WAN Gateway. Figure 1: Switched LAN Example 1 Introduction An Ethernet switch is used to interconnect a number of Ethernet LANs (Local Area Networks), forming a large Ethernet network. Different ports of the switch are connected to different LAN

More information

FPGA Prototyping Primer

FPGA Prototyping Primer FPGA Prototyping Primer S2C Inc. 1735 Technology Drive, Suite 620 San Jose, CA 95110, USA Tel: +1 408 213 8818 Fax: +1 408 213 8821 www.s2cinc.com What is FPGA prototyping? FPGA prototyping is the methodology

More information

ESP-CV Custom Design Formal Equivalence Checking Based on Symbolic Simulation

ESP-CV Custom Design Formal Equivalence Checking Based on Symbolic Simulation Datasheet -CV Custom Design Formal Equivalence Checking Based on Symbolic Simulation Overview -CV is an equivalence checker for full custom designs. It enables efficient comparison of a reference design

More information

1. Overview of Nios II Embedded Development

1. Overview of Nios II Embedded Development May 2011 NII52001-11.0.0 1. Overview o Nios II Embedded Development NII52001-11.0.0 The Nios II Sotware Developer s Handbook provides the basic inormation needed to develop embedded sotware or the Altera

More information

My First Nios II Software Tutorial

My First Nios II Software Tutorial My First Nios II Software My First Nios II Software 101 Innovation Drive San Jose, CA 95134 www.altera.com TU-01003-2.1 Document last updated for Altera Complete Design Suite version: Document publication

More information

Eli Levi Eli Levi holds B.Sc.EE from the Technion.Working as field application engineer for Systematics, Specializing in HDL design with MATLAB and

Eli Levi Eli Levi holds B.Sc.EE from the Technion.Working as field application engineer for Systematics, Specializing in HDL design with MATLAB and Eli Levi Eli Levi holds B.Sc.EE from the Technion.Working as field application engineer for Systematics, Specializing in HDL design with MATLAB and Simulink targeting ASIC/FGPA. Previously Worked as logic

More information

SignalTap II with Verilog Designs. 1 Introduction

SignalTap II with Verilog Designs. 1 Introduction SignalTap II with Verilog Designs 1 Introduction This tutorial explains how to use the SignalTap II feature within Altera s Quartus II software. The SignalTap II Embedded Logic Analyzer is a system-level

More information

Quartus II Handbook Volume 2: Design Implementation and Optimization

Quartus II Handbook Volume 2: Design Implementation and Optimization Quartus II Handbook Volume 2: Design Implementation and Optimization Subscribe QII5V2 2015.05.04 101 Innovation Drive San Jose, CA 95134 www.altera.com Constraining Designs 1 2014.06.30 QII5V2 Subscribe

More information

2D-FEC IP Core. Features

2D-FEC IP Core. Features 2D-FEC IP Core DS-1032 Data Sheet The Altera Two-Dimensional Enhanced Forward Error Correction (2D-FEC) IP Core comprises a high-performance encoder and decoder for Optical Transport Network (OTN) FEC

More information

Using the On-Chip Signal Quality Monitoring Circuitry (EyeQ) Feature in Stratix IV Transceivers

Using the On-Chip Signal Quality Monitoring Circuitry (EyeQ) Feature in Stratix IV Transceivers Using the On-Chip Signal Quality Monitoring Circuitry (EyeQ) Feature in Stratix IV Transceivers AN-605-1.2 Application Note This application note describes how to use the on-chip signal quality monitoring

More information

1. Overview of Nios II Embedded Development

1. Overview of Nios II Embedded Development January 2014 NII52001-13.1.0 1. Overview o Nios II Embedded Development NII52001-13.1.0 The Nios II Sotware Developer s Handbook provides the basic inormation needed to develop embedded sotware or the

More information

Using Stratix II GX in HDTV Video Production Applications

Using Stratix II GX in HDTV Video Production Applications White Paper Introduction The television broadcasting market is rapidly shifting from the established methods of analog video capture and distribution to digital television (DTV), which provides three main

More information

Virtuoso Analog Design Environment Family Advanced design simulation for fast and accurate verification

Virtuoso Analog Design Environment Family Advanced design simulation for fast and accurate verification Advanced design simulation for fast and accurate verification The Cadence Virtuoso Analog Design Environment family of products provides a comprehensive array of capabilities for the electrical analysis

More information

MAX 10 Analog to Digital Converter User Guide

MAX 10 Analog to Digital Converter User Guide MAX 10 Analog to Digital Converter User Guide Subscribe Last updated for Quartus Prime Design Suite: 16.0 UG-M10ADC 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 Contents MAX 10 Analog to

More information

White Paper. S2C Inc. 1735 Technology Drive, Suite 620 San Jose, CA 95110, USA Tel: +1 408 213 8818 Fax: +1 408 213 8821 www.s2cinc.com.

White Paper. S2C Inc. 1735 Technology Drive, Suite 620 San Jose, CA 95110, USA Tel: +1 408 213 8818 Fax: +1 408 213 8821 www.s2cinc.com. White Paper FPGA Prototyping of System-on-Chip Designs The Need for a Complete Prototyping Platform for Any Design Size, Any Design Stage with Enterprise-Wide Access, Anytime, Anywhere S2C Inc. 1735 Technology

More information

Altera SoC Embedded Design Suite User Guide

Altera SoC Embedded Design Suite User Guide Altera SoC Embedded Design Suite User Guide Subscribe ug-1137 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 Contents Introduction to SoC Embedded Design Suite... 1-1 Overview... 1-1 Linux

More information

Embedded Development Tools

Embedded Development Tools Embedded Development Tools Software Development Tools by ARM ARM tools enable developers to get the best from their ARM technology-based systems. Whether implementing an ARM processor-based SoC, writing

More information

NIOS II Based Embedded Web Server Development for Networking Applications

NIOS II Based Embedded Web Server Development for Networking Applications NIOS II Based Embedded Web Server Development for Networking Applications 1 Sheetal Bhoyar, 2 Dr. D. V. Padole 1 Research Scholar, G. H. Raisoni College of Engineering, Nagpur, India 2 Professor, G. H.

More information

7a. System-on-chip design and prototyping platforms

7a. System-on-chip design and prototyping platforms 7a. System-on-chip design and prototyping platforms Labros Bisdounis, Ph.D. Department of Computer and Communication Engineering 1 What is System-on-Chip (SoC)? System-on-chip is an integrated circuit

More information

NIOS CPU Based Embedded Computer System on Programmable Chip

NIOS CPU Based Embedded Computer System on Programmable Chip NIOS CPU Based Embedded Computer System on Programmable Chip COE718: Hardware Software Co-Design of Embedded Systems 1 Lab Objectives BONUS LAB: PART-I This lab has been constructed to introduce the development

More information

Qsys and IP Core Integration

Qsys and IP Core Integration Qsys and IP Core Integration Prof. David Lariviere Columbia University Spring 2014 Overview What are IP Cores? Altera Design Tools for using and integrating IP Cores Overview of various IP Core Interconnect

More information

USB-Blaster Download Cable User Guide

USB-Blaster Download Cable User Guide USB-Blaster Download Cable User Guide Subscribe UG-USB81204 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 Contents Introduction to USB-Blaster Download Cable...1-1 USB-Blaster Revision...1-1

More information

EXPERIMENT NUMBER 2 SCHEMATIC CAPTURE AND LOGIC SIMULATION (EDA-1)

EXPERIMENT NUMBER 2 SCHEMATIC CAPTURE AND LOGIC SIMULATION (EDA-1) 2-1 EXPERIMENT NUMBER 2 SCHEMATIC CAPTURE AND LOGIC SIMULATION (EDA-1) Purpose The purpose of this exercise is to familiarize you with two common electronic design automation (EDA) tools: schematic capture

More information

Accelerating Execution Speed of Fixed-Point Algorithms in MATLAB & Simulink

Accelerating Execution Speed of Fixed-Point Algorithms in MATLAB & Simulink Accelerating Execution Speed of Fixed-Point Algorithms in MATLAB & Simulink 2007 The MathWorks, Inc. Houman Zarrinkoub, PhD. Product Manager Signal Processing Toolboxes Houman.Zarrinkoub@mathworks.com

More information

Altera Software Installation and Licensing

Altera Software Installation and Licensing Altera Software Installation and Licensing Subscribe MNL-1065 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 Contents Introduction to Altera Software Licensing...1-1 About Altera Software

More information

Nios II Development Kit Version 5.1 SP1 Release Notes

Nios II Development Kit Version 5.1 SP1 Release Notes Nios II Development Kit Version 5.1 SP1 Release Notes January 2006 Release Notes Overview This document lists the release notes for the Nios II Development Kit version 5.1 Service Pack 1. Release notes

More information

Xilinx Zynq. Development. Project Experience. Xilinx Zynq. Xilinx Zynq. CIC Offshore Solution. Xilinx Zynq

Xilinx Zynq. Development. Project Experience. Xilinx Zynq. Xilinx Zynq. CIC Offshore Solution. Xilinx Zynq CIC Offshore Solution Xilinx Zynq Xilinx Zynq Zynq Zynq Xilinx Zynq Daiichi Systems Pvt. Ltd. Programming Tools Re-engineering/ Refactoring Zynq Hardware & Software Embedded Firmware Embedded Application

More information

LogiCORE IP AXI Performance Monitor v2.00.a

LogiCORE IP AXI Performance Monitor v2.00.a LogiCORE IP AXI Performance Monitor v2.00.a Product Guide Table of Contents IP Facts Chapter 1: Overview Target Technology................................................................. 9 Applications......................................................................

More information

BY STEVE BROWN, CADENCE DESIGN SYSTEMS AND MICHEL GENARD, VIRTUTECH

BY STEVE BROWN, CADENCE DESIGN SYSTEMS AND MICHEL GENARD, VIRTUTECH WHITE PAPER METRIC-DRIVEN VERIFICATION ENSURES SOFTWARE DEVELOPMENT QUALITY BY STEVE BROWN, CADENCE DESIGN SYSTEMS AND MICHEL GENARD, VIRTUTECH INTRODUCTION The complexity of electronic systems is rapidly

More information

Altera Fault Injection IP Core User Guide

Altera Fault Injection IP Core User Guide 2015.12.15 UG-01173 Subscribe The Altera Fault Injection IP core injects errors into the configuration RAM (CRAM) of an FPGA device. This procedure simulates soft errors that can occur during normal operation

More information

ARM Cortex-A9 MPCore Multicore Processor Hierarchical Implementation with IC Compiler

ARM Cortex-A9 MPCore Multicore Processor Hierarchical Implementation with IC Compiler ARM Cortex-A9 MPCore Multicore Processor Hierarchical Implementation with IC Compiler DAC 2008 Philip Watson Philip Watson Implementation Environment Program Manager ARM Ltd Background - Who Are We? Processor

More information

Software Development with Real- Time Workshop Embedded Coder Nigel Holliday Thales Missile Electronics. Missile Electronics

Software Development with Real- Time Workshop Embedded Coder Nigel Holliday Thales Missile Electronics. Missile Electronics Software Development with Real- Time Workshop Embedded Coder Nigel Holliday Thales 2 Contents Who are we, where are we, what do we do Why do we want to use Model-Based Design Our Approach to Model-Based

More information

Embedded Systems Lecture 15: HW & SW Optimisations. Björn Franke University of Edinburgh

Embedded Systems Lecture 15: HW & SW Optimisations. Björn Franke University of Edinburgh Embedded Systems Lecture 15: HW & SW Optimisations Björn Franke University of Edinburgh Overview SW Optimisations Floating-Point to Fixed-Point Conversion HW Optimisations Application-Specific Instruction

More information

Floating Point Converter (ALTFP_CONVERT) Megafunction User Guide

Floating Point Converter (ALTFP_CONVERT) Megafunction User Guide Floating Point Converter (ALTFP_CONVERT) Megafunction User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Software Version: 8.0 Document Version: 1.0 Document Date: May 2008 Copyright 2008

More information

Designing a System-on-Chip (SoC) with an ARM Cortex -M Processor

Designing a System-on-Chip (SoC) with an ARM Cortex -M Processor Designing a System-on-Chip (SoC) with an ARM Cortex -M Processor A Starter Guide Joseph Yiu November 2014 version 1.02 27 Nov 2014 1 - Background Since the ARM Cortex -M0 Processor was released a few years

More information

Extending the Power of FPGAs. Salil Raje, Xilinx

Extending the Power of FPGAs. Salil Raje, Xilinx Extending the Power of FPGAs Salil Raje, Xilinx Extending the Power of FPGAs The Journey has Begun Salil Raje Xilinx Corporate Vice President Software and IP Products Development Agenda The Evolution of

More information

Digital Blocks Semiconductor IP

Digital Blocks Semiconductor IP Digital Blocks Semiconductor IP BitBLT Graphics HW Accelerator General Description The Digital Blocks BitBLT Graphics Hardware Accelerator Verilog IP Core renders a graphics frame by generating new bitmaps

More information

13. Publishing Component Information to Embedded Software

13. Publishing Component Information to Embedded Software February 2011 NII52018-10.1.0 13. Publishing Component Information to Embedded Software NII52018-10.1.0 This document describes how to publish SOPC Builder component information for embedded software tools.

More information

Lynx Design System Delivering Higher Productivity and Predictability in IC Design

Lynx Design System Delivering Higher Productivity and Predictability in IC Design Datasheet Delivering Higher Productivity and Predictability in IC Design User Benefits ``Visualization technology provides intuitive, easy-to-use fl ow creation, execution automation and project reporting

More information

FIR Compiler User Guide

FIR Compiler User Guide FIR Compiler User Guide c The FIR Compiler is scheduled for product obsolescence and discontinued support as described in PDN1306. Therefore, Altera does not recommend use of this IP in new designs. For

More information

Timing Considerations with VHDL-Based Designs

Timing Considerations with VHDL-Based Designs Timing Considerations with VHDL-Based Designs This tutorial describes how Altera s Quartus R II software deals with the timing issues in designs based on the VHDL hardware description language. It discusses

More information

Introduction to MATLAB Gergely Somlay Application Engineer gergely.somlay@gamax.hu

Introduction to MATLAB Gergely Somlay Application Engineer gergely.somlay@gamax.hu Introduction to MATLAB Gergely Somlay Application Engineer gergely.somlay@gamax.hu 2012 The MathWorks, Inc. 1 What is MATLAB? High-level language Interactive development environment Used for: Numerical

More information