ARM Cortex-A9 MPCore Multicore Processor Hierarchical Implementation with IC Compiler

Size: px
Start display at page:

Download "ARM Cortex-A9 MPCore Multicore Processor Hierarchical Implementation with IC Compiler"

Transcription

1 ARM Cortex-A9 MPCore Multicore Processor Hierarchical Implementation with IC Compiler DAC 2008 Philip Watson Philip Watson Implementation Environment Program Manager ARM Ltd

2 Background - Who Are We? Processor Division, Cores Implementation, ARM-India. This team is actively involved in processor development benchmarking The team has been working alongside the development of the microarchitecture of the ARM Cortex -A9 processor since early development and test The outcome of this effort is to showcase Power consumption Performance Area The effort is focused on making the Cortex-A9 processor core a deployable embedded solution 2

3 Partnership Through the Design Chain The RM ties all this together, piloting the route from RTL to Silicon The CPU is at the heart of the system-on-chip We work with major EDA companies to ensure our IP works seamlessly Processors Reference Methodology Fabric & EDA Tools Physical IP Mutual Customers We partner with silicon foundries to provide diversity it of SoC implementation and manufacturing choice EDA tools provide the environment to exploit this IP SoCs require high performance fabric and quality physical IP 3

4 Cortex-A9 MPCore Multicore Solutions The relative performance and power range of an ARM processor enabled by its ARM Physical IP MHz Mainstream Platform Performance Platform 15% CPU performance boost! Density Optimized Platform 15% lower power, higher density mw 4

5 Challenges with Cortex-A9 MPCore Implementation run time with all EDA tools is a key challenge for design closure, particularly with scalable performance processor designs Iteration time increases as the design size increases The iterations influence our ability to turnaround floor plan changes, tailor optimizations, allow the debug of constraints and design feedback this is a key to converging results A9 MP 1x with Neon A9 MP 2x with Neon A9 MP 4x with Neon Gate Count Run time 5

6 Challenges with Cortex-A9 MPCore Implementation of 1 CPU vs 4 CPU Cortex-A9 with flat flow Configuration 1CPU, 1 Neon, 32K D$, 32K I$, 32 interrupts 4CPU, 4 Neon, 32K D$, 32K I$, 32 interrupts Process Technology TSMC CLN65LP TSMC CLN65LP Standard Cell Library 12Track Nominal VT 12Track Nominal VT Memory Library Optimized fast cache instances Optimized fast cache instances The 4 CPU solution gives: A significant increase in run time Potentially some drop in performance (frequency) as compared to a 1 CPU implementation. 6

7 Hierarchical Implementation with IC Compiler For faster TTR Cortex-A9 cpu0 Placement (X Hrs) CTS (Y Hrs) Routing (Z Hrs) Cortex-A9 cpu1 Placement (X Hrs) CTS (Y Hrs) Cortex-A9 MPCore Routing (Z Hrs) Cortex-A9 top only Cortex-A9 cpu2 Placement (X Hrs) CTS (Y Hrs) Placement (A Hrs) CTS (B Hrs) Routing (Z Hrs) Routing (C Hrs) Cortex-A9 cpu3 Placement (X Hrs) CTS (Y Hrs) Routing (Z Hrs) Total Run Time = X + Y + Z + C Hrs 7

8 Hierarchical Implementation with IC Compiler Steps involved SDC & ScanDef Floorplanning Create Physical Partition Partition Aware Place Power Network Synthesis Power Network Analysis In-Place Optimization Clock Planning Pin Assignment Budgeting Commit Blocks 8

9 Cortex-A9 MPCore Multicore Solutions The relative performance and power range of an ARM processor enabled by its Artisan physical IP Cortex-A9 Hierarchical Flow (with IC Compiler) MHz Mainstream Platform Performance Platform 15% CPU performance boost! Density Optimized Platform 15% lower power, higher density mw 9

10 Hierarchical Implementation with IC Compiler Results Implementation of 1 CPU Cortex-A9 flat vs 4 CPU Cortex-A9 hierarchical flow Configuration 4CPU, 4 Neon, 32K D$, 32K I$, 32 interrupts 4CPU, 4 Neon, 32K D$, 32K I$, 32 interrupts Process Technology TSMC CLN65LP TSMC CLN65LP Standard d Cell Library 12Track Nominal VT 12Track Nominal VT Memory Library Optimized fast cache instances Optimized fast cache instances Implementation flow Flat Hierarchical The 4 CPU implemented with a hierarchical flow gives: A9 MP 1x with Neon A9 MP 2x with Neon A9 MP 4x with Neon Comparable QoR in performance (frequency) 25% additional run time when compared to a 1CPU flat implementation Gate Count Run time hierarchical 10

11 Next Steps Handling efficiently Multiple Instantiated Module (MIM) for symmetric cores 11

12 Summary Hierarchical flow delivers much faster iteration time with no loss of QoR Simple and effective strategy to implement a multicore processor Reduction in high memory cluster requirements Lends itself very well for low power partitioning Advanced low power management such as State Retention Power Gating Leakage mitigation by power shutdown if the hardware is not being utilized Easily deployable for the partner base (estimated by end of 2008) In an ARM-Synopsys irm (implementation Reference Methodology) with: Floorplan Tcl Scripts (Complete flow from RTL to GDSII) Physical IP Libraries ARM Documentation - Core Signoff Guide providing an out-of-box solution from ARM 12

A Survey on ARM Cortex A Processors. Wei Wang Tanima Dey

A Survey on ARM Cortex A Processors. Wei Wang Tanima Dey A Survey on ARM Cortex A Processors Wei Wang Tanima Dey 1 Overview of ARM Processors Focusing on Cortex A9 & Cortex A15 ARM ships no processors but only IP cores For SoC integration Targeting markets:

More information

Lynx Design System Delivering Higher Productivity and Predictability in IC Design

Lynx Design System Delivering Higher Productivity and Predictability in IC Design Datasheet Delivering Higher Productivity and Predictability in IC Design User Benefits ``Visualization technology provides intuitive, easy-to-use fl ow creation, execution automation and project reporting

More information

Application Performance Analysis of the Cortex-A9 MPCore

Application Performance Analysis of the Cortex-A9 MPCore This project in ARM is in part funded by ICT-eMuCo, a European project supported under the Seventh Framework Programme (7FP) for research and technological development Application Performance Analysis

More information

Zynq-7000 Extensible Processing Platform Press Backgrounder

Zynq-7000 Extensible Processing Platform Press Backgrounder Press Backgrounder March 1, 2011 Zynq-7000 Extensible Processing Platform Press Backgrounder The first question you may ask about the new Extensible Processing Platform is what exactly was the thinking

More information

ARM System Solutions

ARM System Solutions ARM System Solutions www.renesas.eu 2011.02 ARM system solutions by Renesas Electronics Renesas is a major supplier of microcontrollers to the embedded market. Besides offering a very wide choice of 8-bit,

More information

All Programmable Logic. Hans-Joachim Gelke Institute of Embedded Systems. Zürcher Fachhochschule

All Programmable Logic. Hans-Joachim Gelke Institute of Embedded Systems. Zürcher Fachhochschule All Programmable Logic Hans-Joachim Gelke Institute of Embedded Systems Institute of Embedded Systems 31 Assistants 10 Professors 7 Technical Employees 2 Secretaries www.ines.zhaw.ch Research: Education:

More information

SYSTEMS ON CHIP (SOC) FOR EMBEDDED APPLICATIONS

SYSTEMS ON CHIP (SOC) FOR EMBEDDED APPLICATIONS SYSTEMS ON CHIP (SOC) FOR EMBEDDED APPLICATIONS Victor P. Nelson Leap Day, 2012 This is not a defense So please enjoy these photos of food. Outline What is an embedded SoC? SoC Intellectual Property (IP)

More information

TrustZone, DSP and SIMD Extensions

TrustZone, DSP and SIMD Extensions ARCHITECTURE FOR MULTIMEDIA SYSTEMS ARM Cortex-A Series with Jazelle, TrustZone, DSP and SIMD Extensions Professor: Cristina Silvano P t d b Presented by: Vu Duc Xuan Quang 736324 Contents Cortex-A series

More information

Spectra-Q Engine BACKGROUNDER

Spectra-Q Engine BACKGROUNDER BACKGROUNDER Spectra-Q Engine 2010 s 2000 s 1990 s >50K >500K >5M FPGAs and SoCs have taken huge leaps with next-generation capabilities. These include multi-million logic elements, complex interface protocols,

More information

Designing a System-on-Chip (SoC) with an ARM Cortex -M Processor

Designing a System-on-Chip (SoC) with an ARM Cortex -M Processor Designing a System-on-Chip (SoC) with an ARM Cortex -M Processor A Starter Guide Joseph Yiu November 2014 version 1.02 27 Nov 2014 1 - Background Since the ARM Cortex -M0 Processor was released a few years

More information

Reining in Time-To-Market for Next Generation Embedded Design

Reining in Time-To-Market for Next Generation Embedded Design ARM and Magma Implementation Reference Methodologies Addressing High Performance, Low Power, Small Area and Full Automation Reining in Time-To-Market for Next Generation Embedded Design CONTENTS Talus

More information

Practical ARM CPU Digital Implementation on TSMC 10nm. Yin Yan, Cadence Design Systems ARM Tech Symposia Shenzhen November 2015

Practical ARM CPU Digital Implementation on TSMC 10nm. Yin Yan, Cadence Design Systems ARM Tech Symposia Shenzhen November 2015 Practical ARM CPU Digital Implementation on TSMC 10nm Yin Yan, Cadence Design Systems ARM Tech Symposia Shenzhen November 2015 Outline ARM + Cadence Collaboration 10nm Design (Synthesis, Implementation,

More information

[EPC-43] How Software and Hardware Can Cooperate To Manage Power Consumption. September 17, 2008

[EPC-43] How Software and Hardware Can Cooperate To Manage Power Consumption. September 17, 2008 [EPC-43] How Software and Hardware Can Cooperate To Manage Power Consumption John Carbone, Express Logic, Inc. Bob Boys, ARM UK, Ltd. September 17, 2008 Outline Power Consumption In Today s Embedded Systems

More information

Department of Computer Science National Tsing Hua University Taiwan

Department of Computer Science National Tsing Hua University Taiwan SOC Design Foundry Youn-Long Lin Department of Computer Science National Tsing Hua University Taiwan MPSOC2005 1 Wafer Foundry Huge Capacity Increasing Service Items Wafer Processing Mask Tooling Library

More information

7a. System-on-chip design and prototyping platforms

7a. System-on-chip design and prototyping platforms 7a. System-on-chip design and prototyping platforms Labros Bisdounis, Ph.D. Department of Computer and Communication Engineering 1 What is System-on-Chip (SoC)? System-on-chip is an integrated circuit

More information

The ARM Cortex-A9 Processors

The ARM Cortex-A9 Processors The ARM Cortex-A9 Processors This whitepaper describes the details of a newly developed processor design within the common ARM Cortex applications profile ARM Cortex-A9 MPCore processor: A multicore processor

More information

ARM Microcontrollers for Space Applications

ARM Microcontrollers for Space Applications ARM Microcontrollers for Space Applications Emre Ozer, R&D Nov 4, 2010 1 Outline What does ARM do? ARM CPU Portfolio ARM Embedded CPUs and Microcontrollers ARM in Space/Aerospace 2 What does ARM do? Designs

More information

Introduction to Embedded System Design using Zynq

Introduction to Embedded System Design using Zynq Introduction to Embedded System Design using Zynq Zynq Vivado 2015.4 Version This material exempt per Department of Commerce license exception TSU Objectives After completing this module, you will be able

More information

Design of AMBA AHB interface around OpenRISC 1200 processor and comparing the implementation with existing architecture

Design of AMBA AHB interface around OpenRISC 1200 processor and comparing the implementation with existing architecture IJSRD - International Journal for Scientific Research & Development Vol. 1, Issue 3, 2013 ISSN (online): 2321-0613 Design of AMBA AHB interface around OpenRISC 1200 processor and comparing the implementation

More information

Prototyping ARM Cortex -A Processors using FPGA platforms

Prototyping ARM Cortex -A Processors using FPGA platforms Prototyping ARM Cortex -A Processors using FPGA platforms Brian Sibilsky and Fredrik Brosser April 2016 Page 1 of 17 Contents Introduction... 3 Gating... 4 RAM Implementation... 7 esign Partitioning...

More information

ARM Microprocessor and ARM-Based Microcontrollers

ARM Microprocessor and ARM-Based Microcontrollers ARM Microprocessor and ARM-Based Microcontrollers Nguatem William 24th May 2006 A Microcontroller-Based Embedded System Roadmap 1 Introduction ARM ARM Basics 2 ARM Extensions Thumb Jazelle NEON & DSP Enhancement

More information

Agenda. Michele Taliercio, Il circuito Integrato, Novembre 2001

Agenda. Michele Taliercio, Il circuito Integrato, Novembre 2001 Agenda Introduzione Il mercato Dal circuito integrato al System on a Chip (SoC) La progettazione di un SoC La tecnologia Una fabbrica di circuiti integrati 28 How to handle complexity G The engineering

More information

Design Compiler Graphical Create a Better Starting Point for Faster Physical Implementation

Design Compiler Graphical Create a Better Starting Point for Faster Physical Implementation Datasheet Create a Better Starting Point for Faster Physical Implementation Overview Continuing the trend of delivering innovative synthesis technology, Design Compiler Graphical delivers superior quality

More information

Intelligent Energy Management in Buildings

Intelligent Energy Management in Buildings Intelligent Energy Management in Buildings May 2008 Jim Wallace Director, Home & Emerging Solutions ARM ARM at the Heart of Low Power Products ARM technology lies at the heart of advanced low power digital

More information

The QFP Packet Processing Chip Set. Will Eatherton (Speaker), Don Steiss (Speaker), James Markevitch Cisco Systems, Cisco Development Organization

The QFP Packet Processing Chip Set. Will Eatherton (Speaker), Don Steiss (Speaker), James Markevitch Cisco Systems, Cisco Development Organization The QFP Packet Processing Chip Set Will Eatherton (Speaker), Don Steiss (Speaker), James Markevitch Cisco Systems, Cisco Development Organization 1 Agenda Overview of Cisco s ASR-1000 Quantum Flow Processor

More information

What is the architecture of an IC. Importance. Architecture design relies on the knowledge and experience of a designer,

What is the architecture of an IC. Importance. Architecture design relies on the knowledge and experience of a designer, Objectives Datapath architecture Parallel and sequential structure Controller Functional blocks IPs Interface Time budget A sample architecture of MSDAP What is the architecture of an IC Architecture determines

More information

How to Choose a CPU Core for Multi-CPU SOC Designs

How to Choose a CPU Core for Multi-CPU SOC Designs How to Choose a CPU Core for Multi-CPU SOC Designs MIPS Technologies, Inc. June 2002 The use of multiple CPUs in SOC designs is becoming increasingly popular. Processor cores being considered for multi-cpu

More information

Optimizing ARM Cortex-A9 support in Windows Embedded Compact

Optimizing ARM Cortex-A9 support in Windows Embedded Compact Optimizing ARM Cortex-A9 support in Windows Embedded Compact A DISCUSSION OF RANDOM HANGS AND OTHER ISSUES USING WINDOWS EMBEDDED COMPACT ON FREESCALE I.MX6 APPLICATION PROCESSOR AND HOW THEY WERE SOLVED

More information

big.little Technology Moves Towards Fully Heterogeneous Global Task Scheduling Improving Energy Efficiency and Performance in Mobile Devices

big.little Technology Moves Towards Fully Heterogeneous Global Task Scheduling Improving Energy Efficiency and Performance in Mobile Devices big.little Technology Moves Towards Fully Heterogeneous Global Task Scheduling Improving Energy Efficiency and Performance in Mobile Devices Brian Jeff November, 2013 Abstract ARM big.little processing

More information

Zynq-7000 All Programmable SoC A Paradigm Shift for SoC-based Systems

Zynq-7000 All Programmable SoC A Paradigm Shift for SoC-based Systems Zynq-7000 All Programmable SoC A Paradigm Shift for SoC-based Systems Mark van der Bolt - Xilinx Account Manager BeNeLux October 2013 Demands of Today's Technology ASIC FPGA ASSP Structured ASIC Which

More information

Vivado Design Suite HLx Editions. Bringing Ultra High Productivity to Mainstream Systems & Platform Designers

Vivado Design Suite HLx Editions. Bringing Ultra High Productivity to Mainstream Systems & Platform Designers Vivado Design Suite HLx Editions Bringing Ultra High Productivity to Mainstream Systems & Platform Designers Vivado Design Suite HLx Editions A new approach for ultra high productivity for creating and

More information

Product How-to: Fully utilize TSMC s 28HPC process

Product How-to: Fully utilize TSMC s 28HPC process Product How-to: Fully utilize TSMC s 28HPC process Ken Brock - April 13, 2015 In September 2014, TSMC released its third major 28 nanometer (nm) process into volume production 28HPC. Millions of production

More information

Levels of Abstraction: The History of Custom MOS Design

Levels of Abstraction: The History of Custom MOS Design TRILOBYTE SYSTEMS 1 Levels of Abstraction: The History of Custom MOS Design Steve Golson Trilobyte Systems Phone: +1.978.369.9669 Email: sgolson@trilobyte.com Web: http://www.trilobyte.com 1968 -- The

More information

Architekturen und Einsatz von FPGAs mit integrierten Prozessor Kernen. Hans-Joachim Gelke Institute of Embedded Systems Professur für Mikroelektronik

Architekturen und Einsatz von FPGAs mit integrierten Prozessor Kernen. Hans-Joachim Gelke Institute of Embedded Systems Professur für Mikroelektronik Architekturen und Einsatz von FPGAs mit integrierten Prozessor Kernen Hans-Joachim Gelke Institute of Embedded Systems Professur für Mikroelektronik Contents Überblick: Aufbau moderner FPGA Einblick: Eigenschaften

More information

White Paper. S2C Inc. 1735 Technology Drive, Suite 620 San Jose, CA 95110, USA Tel: +1 408 213 8818 Fax: +1 408 213 8821 www.s2cinc.com.

White Paper. S2C Inc. 1735 Technology Drive, Suite 620 San Jose, CA 95110, USA Tel: +1 408 213 8818 Fax: +1 408 213 8821 www.s2cinc.com. White Paper FPGA Prototyping of System-on-Chip Designs The Need for a Complete Prototyping Platform for Any Design Size, Any Design Stage with Enterprise-Wide Access, Anytime, Anywhere S2C Inc. 1735 Technology

More information

Introduction to ASIC Design

Introduction to ASIC Design Introduction to ASIC Design Dr. Paul D. Franzon Outline 1. The wonderful world of Silicon 2. Application Specific Integrated Circuits (ASICs) l Typical applications, types, decision making 3. ASIC Design

More information

COEN-4720 Embedded Systems Design Lecture 1 Introduction Fall 2016. Cristinel Ababei Dept. of Electrical and Computer Engineering Marquette University

COEN-4720 Embedded Systems Design Lecture 1 Introduction Fall 2016. Cristinel Ababei Dept. of Electrical and Computer Engineering Marquette University COEN-4720 Embedded Systems Design Lecture 1 Introduction Fall 2016 Cristinel Ababei Dept. of Electrical and Computer Engineering Marquette University 1 Outline What is an Embedded System (ES) Examples

More information

DFEB Methodology Guidelines for Physical Design Engineers. Revision 2.1 November 9, 2009

DFEB Methodology Guidelines for Physical Design Engineers. Revision 2.1 November 9, 2009 DFEB Methodology Guidelines for Physical Design Engineers Revision 2.1 November 9, 2009 1 1 Content Design for E-Beam: What and Why Shot Count Analysis Synthesis Best Practices for DFEB Place & Route Best

More information

Traffic Management for Optimizing Media-Intensive SoCs

Traffic Management for Optimizing Media-Intensive SoCs Traffic Management for Optimizing Media-Intensive SoCs Tim Mace Synopsis The drive to constrain product costs and power consumption places severe limits on system designers, particularly with respect to

More information

ARM Cortex A9. Alyssa Colyette Xiao Ling Zhuang

ARM Cortex A9. Alyssa Colyette Xiao Ling Zhuang ARM Cortex A9 Alyssa Colyette Xiao Ling Zhuang Outline Introduction ARMv7-A ISA Cortex-A9 Microarchitecture o Single and Multicore Processor Advanced Multicore Technologies Integrating System on Chips

More information

ARM Processors and the Internet of Things. Joseph Yiu Senior Embedded Technology Specialist, ARM

ARM Processors and the Internet of Things. Joseph Yiu Senior Embedded Technology Specialist, ARM ARM Processors and the Internet of Things Joseph Yiu Senior Embedded Technology Specialist, ARM 1 Internet of Things is a very Diverse Market Human interface Location aware MEMS sensors Smart homes Security,

More information

SmartFusion2 Starter Kit Webinar

SmartFusion2 Starter Kit Webinar Power Matters. SmartFusion2 Starter Kit Webinar James Jeun Microsemi SoC, Senior Product Marketing Engineer Kent Meyer Emcraft Systems, Managing Director January 31, 2013 Agenda Background of SmartFusion2

More information

ASICS: THE HEART OF MODERN ROUTERS. Chang-Hong Wu Distinguished Engineer, Juniper Networks

ASICS: THE HEART OF MODERN ROUTERS. Chang-Hong Wu Distinguished Engineer, Juniper Networks ASICS: THE HEART OF MODERN ROUTERS Chang-Hong Wu Distinguished Engineer, Juniper Networks THE INTERNET EXPLOSION # Web Sites Internet Capacity # Connected Devices 162M 130EB/yr 1B Total Digitized Information

More information

High Performance or Cycle Accuracy?

High Performance or Cycle Accuracy? CHIP DESIGN High Performance or Cycle Accuracy? You can have both! Bill Neifert, Carbon Design Systems Rob Kaye, ARM ATC-100 AGENDA Modelling 101 & Programmer s View (PV) Models Cycle Accurate Models Bringing

More information

System Level Benchmarking Analysis of the Cortex -A9 MPCore

System Level Benchmarking Analysis of the Cortex -A9 MPCore This project in ARM is in part funded by ICT-eMuCo, a European project supported under the Seventh Framework Programme (7FP) for research and technological development System Level Benchmarking Analysis

More information

CAD Algorithms. Physical Design Automation

CAD Algorithms. Physical Design Automation CAD Algorithms Physical Design Automation of VLSI Systems Mohammad Tehranipoor ECE Department 7 October 2008 1 Physical Design Automation Objectives: Obtain general understanding about IC design process

More information

Rapid System Prototyping with FPGAs

Rapid System Prototyping with FPGAs Rapid System Prototyping with FPGAs By R.C. Coferand Benjamin F. Harding AMSTERDAM BOSTON HEIDELBERG LONDON NEW YORK OXFORD PARIS SAN DIEGO SAN FRANCISCO SINGAPORE SYDNEY TOKYO Newnes is an imprint of

More information

Which ARM Cortex Core Is Right for Your Application: A, R or M?

Which ARM Cortex Core Is Right for Your Application: A, R or M? Which ARM Cortex Core Is Right for Your Application: A, R or M? Introduction The ARM Cortex series of cores encompasses a very wide range of scalable performance options offering designers a great deal

More information

Boosting Long Term Evolution (LTE) Application Performance with Intel System Studio

Boosting Long Term Evolution (LTE) Application Performance with Intel System Studio Case Study Intel Boosting Long Term Evolution (LTE) Application Performance with Intel System Studio Challenge: Deliver high performance code for time-critical tasks in LTE wireless communication applications.

More information

New Strategies for System Level Design. Daniel Gajski Center for Embedded Computer Systems (CECS) University of California, Irvine

New Strategies for System Level Design. Daniel Gajski Center for Embedded Computer Systems (CECS) University of California, Irvine New Strategies for System Level Design Daniel Gajski Center for Embedded Computer Systems (CECS) University of California, Irvine gajski@uci.edu Overview Introduction Issues Models Platforms Tools Benefits

More information

Design for Power User Experience. David Hui AMD Fellow

Design for Power User Experience. David Hui AMD Fellow Design for Power User Experience David Hui AMD Fellow Power optimization is holistic Architecture ASIC Technology CAD Physical Design IP 2 Design for power challenges Low power architectures Advance and

More information

Lecture 18: VLSI Design Styles

Lecture 18: VLSI Design Styles Lecture 18: VLSI Design Styles Deming Chen CMOS VLSI Design Outline Overview Microprocessor/DSP Programmable Logic Gate Arrays and Sea of Gates Cell-based Design Full Custom Design System on a Chip Intellectual

More information

Design Planning Trends And Challenges. Neeraj Kaul Group Director, R&D Synopsys Inc.

Design Planning Trends And Challenges. Neeraj Kaul Group Director, R&D Synopsys Inc. Design Planning Trends And Challenges Neeraj Kaul Group Director, R&D Synopsys Inc. nkaul@synopsys.com 1 Agenda Design Planning: What and Why Design Trends Design Planning Challenges New Trends Discussion

More information

ISE Design Suite Software Manuals and Help

ISE Design Suite Software Manuals and Help ISE Design Suite Software Manuals and Help These documents support the Xilinx ISE Design Suite. Click a document title on the left to view a document, or click a design step in the following figure to

More information

System-on. on-chip Design Flow. Prof. Jouni Tomberg Tampere University of Technology Institute of Digital and Computer Systems. jouni.tomberg@tut.

System-on. on-chip Design Flow. Prof. Jouni Tomberg Tampere University of Technology Institute of Digital and Computer Systems. jouni.tomberg@tut. System-on on-chip Design Flow Prof. Jouni Tomberg Tampere University of Technology Institute of Digital and Computer Systems jouni.tomberg@tut.fi 26.03.2003 Jouni Tomberg / TUT 1 SoC - How and with whom?

More information

Higher Level Programming Abstractions for FPGAs using OpenCL

Higher Level Programming Abstractions for FPGAs using OpenCL Higher Level Programming Abstractions for FPGAs using OpenCL Desh Singh Supervising Principal Engineer Altera Corporation Toronto Technology Center Technology scaling favors programmability CPUs Single

More information

CYBERWORKBENCH. NEC s High Level Synthesis Solution SEPTEMBER 01, NEC INDIA PVT LTD [Company address]

CYBERWORKBENCH. NEC s High Level Synthesis Solution SEPTEMBER 01, NEC INDIA PVT LTD [Company address] CYBERWORKBENCH NEC s High Level Synthesis Solution SEPTEMBER 01, 2016 NEC INDIA PVT LTD [Company address] Contents Introduction... 2 C-Based Design Flow... 3 Basic Concept of CyberWorkBench... 3 Design

More information

ARM Webinar series. ARM Based SoC. Abey Thomas

ARM Webinar series. ARM Based SoC. Abey Thomas ARM Webinar series ARM Based SoC Verification Abey Thomas Agenda About ARM and ARM IP ARM based SoC Verification challenges Verification planning and strategy IP Connectivity verification Performance verification

More information

FPGAs 1. CMPE691/491: Advanced FPGA Design

FPGAs 1. CMPE691/491: Advanced FPGA Design FPGAs 1 CMPE691/491: Advanced FPGA Design FPGAs Large array of configurable logic blocks (CLB) connected via programmable interconnects Features and Specifications of FPGAs Basic Programmable Devices Features

More information

Prototyping with ARM Cortex-M1 to Increase Software Development Productivity. Angela Sutton Synplicity

Prototyping with ARM Cortex-M1 to Increase Software Development Productivity. Angela Sutton Synplicity Prototyping with ARM Cortex-M1 to Increase Software Development Productivity Angela Sutton Synplicity Agenda Growing software content of SoC FPGA Background Cortex M1 background Optimizing for Performance

More information

Generalized ASIC Design Flow

Generalized ASIC Design Flow Generalized ASIC Design Flow High Level Design Specification Capture Design Capture in C, C++, SystemC or SystemVerilog HW/SW partitioning and IP selection RTL Design Verilog/VHDL System, Timing and Logic

More information

Engineering Change Order (ECO) Support in Programmable Logic Design

Engineering Change Order (ECO) Support in Programmable Logic Design White Paper Engineering Change Order (ECO) Support in Programmable Logic Design A major benefit of programmable logic is that it accommodates changes to the system specification late in the design cycle.

More information

65nm CMOS Process Technology. Paul Kim Senior Manager, Foundry Services Fujitsu Microelectronics America, Inc.

65nm CMOS Process Technology. Paul Kim Senior Manager, Foundry Services Fujitsu Microelectronics America, Inc. 65nm CMOS Process Technology Paul Kim Senior Manager, Foundry Services Fujitsu Microelectronics America, Inc. New 300mm Fabs Mie, Japan 300mm Fab No.2 Process 65nm/90nm CMOS Logic Structural Features Seismic-vibration

More information

Integrating CPU and GPU, The ARM Methodology. Steve Steele, Senior Product Manager Media Processing Division, ARM

Integrating CPU and GPU, The ARM Methodology. Steve Steele, Senior Product Manager Media Processing Division, ARM Integrating CPU and GPU, The ARM Methodology Steve Steele, Senior Product Manager Media Processing Division, ARM Higher-End Features for New Use-Cases Tuning Solutions for each Market Cortex-A7 Mali-T628

More information

ZigBee Technology Overview

ZigBee Technology Overview ZigBee Technology Overview Presented by Silicon Laboratories Shaoxian Luo 1 EM351 & EM357 introduction EM358x Family introduction 2 EM351 & EM357 3 Ember ZigBee Platform Complete, ready for certification

More information

Automated pseudo-flat Design Methodology for Register Arrays

Automated pseudo-flat Design Methodology for Register Arrays Automated pseudo-flat Design Methodology for Register Arrays Raj Varada, Ragadeepika Kshatri, Andy Spix Intel Corporation, Santa Clara, CA Intel and the Intel logo are registered trademarks of Intel Corporation

More information

Implementation Details

Implementation Details LEON3-FT Processor System Scan-I/F FT FT Add-on Add-on 2 2 kbyte kbyte I- I- Cache Cache Scan Scan Test Test UART UART 0 0 UART UART 1 1 Serial 0 Serial 1 EJTAG LEON_3FT LEON_3FT Core Core 8 Reg. Windows

More information

"I know HDL. Is that all I need to know for my career in digital ASIC/FPGA designs development?"

I know HDL. Is that all I need to know for my career in digital ASIC/FPGA designs development? IC Design "I know HDL. Is that all I need to know for my career in digital ASIC/FPGA designs development?" Jan Kovalsky Group Manager VUT Brno, 29-11-2012 Copyright S3 Group Contents Hassle with more languages

More information

Xilinx Zynq-7000 EPP An Extensible Processing Platform Family

Xilinx Zynq-7000 EPP An Extensible Processing Platform Family Xilinx Zynq-7000 EPP An Extensible Processing Platform Family Vidya Rajagopalan, Vamsi Boppana, Sandeep Dutta, Brad Taylor, Ralph Wittig August 18, 2011 Agenda Xilinx Series 7 Highlights Zynq-7000 EPP

More information

World-wide University Program

World-wide University Program 1 World-wide University Program Preparing Today s Students for Tomorrow s Technology Joe Bungo Manager Americas/Europe R&D Division 2 CONFIDENTIAL ARM Ltd ARM founded in November 1990 Advanced RISC Machines

More information

Timing Analysis and Optimization for 3D Stacked Multi-Core Microprocessors

Timing Analysis and Optimization for 3D Stacked Multi-Core Microprocessors Timing Analysis and Optimization for 3D Stacked Multi-Core Microprocessors Young-Joon Lee and Sung Kyu Lim Electrical and Computer Engineering, Georgia Institute of Technology email: yjlee@gatech.edu Abstract

More information

EDA. VLSI Design, Physical Design Automation, Design Styles. Electronic Design Automation (EDA)

EDA. VLSI Design, Physical Design Automation, Design Styles. Electronic Design Automation (EDA) Electronic Design Automation (EDA) EDA VLSI Design, Physical Design Automation, Design Styles 1 Outline Outline Introduction VLSI Design Cycle Physical Design Cycle and Automation Design Styles Packaging

More information

Enabling Mobile Innovation with the Cortex -A7 Processor TechCon Santa Clara, CA Brian Jeff, ATC-217, October 2011

Enabling Mobile Innovation with the Cortex -A7 Processor TechCon Santa Clara, CA Brian Jeff, ATC-217, October 2011 Enabling Mobile Innovation with the Cortex -A7 Processor TechCon 2011. Santa Clara, CA Brian Jeff, ATC-217, October 2011 Abstract ARM's newest processor, the Cortex-A7, is designed for the very efficient,

More information

Massively Parallel Electrically Aware Design

Massively Parallel Electrically Aware Design By David White, Sr. Group Director of R&D, and Xiao Lin, Senior Principal Software Engineer, Virtuoso, Custom IC, and PCB Group, Cadence In-design verification is opening new opportunities to shorten design

More information

HY220 System Design Flow

HY220 System Design Flow HY220 System Design Flow 1/23/2006 HY220: 1 Transistor : (chip) 1/23/2006 HY220: 2 : Inverter 1/23/2006 HY220: 3 Chip = transistors - 4:1 mux 10 Intel processor 10 000 000 (process) (fabrication) transistors.

More information

Lecture 30. Perspectives. Administrivia

Lecture 30. Perspectives. Administrivia Lecture 30 Perspectives Administrivia Final on Friday May 17 12:30-3:30pm Location: 105 NORTH GATE» Topics all what was covered in class. Up to and including decoders. Posters Thursday 1-6 pm at BWRC.

More information

Physical Design Implementation of 32 bit DDR SDRAM Controller

Physical Design Implementation of 32 bit DDR SDRAM Controller International Journal of Emerging Engineering Research and Technology Volume 2, Issue 6, September 2014, PP 56-63 ISSN 2349-4395 (Print) & ISSN 2349-4409 (Online) Physical Design Implementation of 32 bit

More information

Analog / Mixed-Signal IC Design Services. Julien Ardelean Consulting

Analog / Mixed-Signal IC Design Services. Julien Ardelean Consulting Analog / Mixed-Signal IC Design Services Julien Ardelean Consulting Design Services Collaboration Network Digital IC Analog/ Mixed Signal IC Design Services Network Chip Implementation Services Design

More information

numascale White Paper NumaConnect Scalable Cache Coherent Shared Memory at Cluster Prices By: Einar Rustad ABSTRACT

numascale White Paper NumaConnect Scalable Cache Coherent Shared Memory at Cluster Prices By: Einar Rustad ABSTRACT numascale Scalable Cache Coherent Shared Memory at Cluster Prices White Paper By: Einar Rustad NumaConnect A high level technical overview of the NumaConnect technology and products Systems based on standard

More information

New Strategies for System-Level Design : Where to Go?

New Strategies for System-Level Design : Where to Go? New Strategies for System-Level Design : Where to Go? Daniel Gajski Center for Embedded Computer Systems University of California, Irvine gajski@uci.edu Overview Introduction Issues Models Platforms Tools

More information

1.1 What Is the ARM Cortex-M3 Processor?

1.1 What Is the ARM Cortex-M3 Processor? CHAPTER Introduction 1 In This Chapter What Is the ARM Cortex-M3 Processor?... 1 Background of ARM and ARM Architecture... 2 Instruction Set Development... 7 The Thumb-2 Technology and Instruction Set

More information

Developing and Optimizing Linux on ARM

Developing and Optimizing Linux on ARM Developing and Optimizing Linux on ARM CELF Plenary Meeting San Jose, 2005 Philippe Robin Philippe.Robin@arm.com ARM Ltd. Overview Introduction Areas of optimization Hardware optimisations Development

More information

Vivado Design Suite User Guide

Vivado Design Suite User Guide Vivado Design Suite User Guide Using the Vivado IDE Notice of Disclaimer The information disclosed to you hereunder (the Materials ) is provided solely for the selection and use of Xilinx products. To

More information

Outline. Introduction. Multiprocessor Systems on Chip. A MPSoC Example: Nexperia DVP. A New Paradigm: Network on Chip

Outline. Introduction. Multiprocessor Systems on Chip. A MPSoC Example: Nexperia DVP. A New Paradigm: Network on Chip Outline Modeling, simulation and optimization of Multi-Processor SoCs (MPSoCs) Università of Verona Dipartimento di Informatica MPSoCs: Multi-Processor Systems on Chip A simulation platform for a MPSoC

More information

Codesign: The World Of Practice

Codesign: The World Of Practice Codesign: The World Of Practice D. Sreenivasa Rao Senior Manager, System Level Integration Group Analog Devices Inc. May 2007 Analog Devices Inc. ADI is focused on high-end signal processing chips and

More information

Introduction to Digital System Design

Introduction to Digital System Design Introduction to Digital System Design Chapter 1 1 Outline 1. Why Digital? 2. Device Technologies 3. System Representation 4. Abstraction 5. Development Tasks 6. Development Flow Chapter 1 2 1. Why Digital

More information

Fastest Path to Your Design. Quartus Prime Software Key Benefits

Fastest Path to Your Design. Quartus Prime Software Key Benefits Q UA R T U S P R I M E D E S I G N S O F T WA R E Fastest Path to Your Design Quartus Prime software is number one in performance and productivity for FPGA, CPLD, and SoC designs, providing the fastest

More information

Parallel benchmarks for ARM processors in the high energy context

Parallel benchmarks for ARM processors in the high energy context Parallel benchmarks for ARM processors in the high energy context Joshua Wyatt Smith and Andrew Hamilton University of Cape Town, Physics Department E-mail: joshua.wyatt.smith@cern.ch Abstract. High Performance

More information

Whitepaper. Variable SMP A Multi-Core CPU Architecture for Low Power and High Performance

Whitepaper. Variable SMP A Multi-Core CPU Architecture for Low Power and High Performance Whitepaper Variable SMP A Multi-Core CPU Architecture for Low Power and High Performance 1 Table of Contents... 1 Introduction... 3 Optimized for Key Mobile Use Cases... 3 Silicon Process and its Impact

More information

ARM Processor Evolution: Bringing High Performance to Mobile Devices. Simon Segars EVP & GM, ARM August 18 th, 2011

ARM Processor Evolution: Bringing High Performance to Mobile Devices. Simon Segars EVP & GM, ARM August 18 th, 2011 ARM Processor Evolution: Bringing High Performance to Mobile Devices Simon Segars EVP & GM, ARM August 18 th, 2011 1 2 1980 s mobile computing HotChips 1981 4MHz Z80 Processor 64KB memory Floppy drives

More information

UTDSP: A VLIW DSP Processor in TSMC 0.35 CMOS

UTDSP: A VLIW DSP Processor in TSMC 0.35 CMOS UTDSP: A VLIW DSP Processor in TSMC 0.35 CMOS Sean Hsien-en Peng Supervisor: Prof. Paul Chow Computer Engineering Group University of Toronto Copyright@1999 by Sean Peng speng@eecg.toronto.edu Motivation

More information

SOC Testing. SOC Test Problems/requirements IEEE P1500 Standard SOC Test Methodology Testable SOC Design Flow Conclusions. SOC testing.

SOC Testing. SOC Test Problems/requirements IEEE P1500 Standard SOC Test Methodology Testable SOC Design Flow Conclusions. SOC testing. SOC Testing SOC Test Problems/requirements IEEE P1500 Standard SOC Test Methodology Testable SOC Design Flow Conclusions SOC testing.1 SOC Test Problems! Deeply embedded cores! More, higher-performance

More information

Outline. Memory Testing

Outline. Memory Testing Memories today Fault Model Outline MARCH algorithms Memory Testing Memory is the most dense physical structure - Embedded memories begin to dominate physical die area vs. logic - Memory arrays can be doubly

More information

Virtuoso Layout Suite XL

Virtuoso Layout Suite XL Rapid layout implementation Part of the Cadence Virtuoso Layout Suite family of products, is a connectivity- and constraint-driven layout environment built on common design intent. It supports the physical

More information

Best Practises for LabVIEW FPGA Design Flow. uk.ni.com ireland.ni.com

Best Practises for LabVIEW FPGA Design Flow. uk.ni.com ireland.ni.com Best Practises for LabVIEW FPGA Design Flow 1 Agenda Overall Application Design Flow Host, Real-Time and FPGA LabVIEW FPGA Architecture Development FPGA Design Flow Common FPGA Architectures Testing and

More information

Embedded Systems Design

Embedded Systems Design IC Design Embedded Systems Design Jan Pleskac Staff IC Design Engineer 30/11/2011 Copyright S3 Group Agenda Introduction Presenter and S3 introduction (just for context, no marketing) Motivation Embedded

More information

Model-based system-on-chip design on Altera and Xilinx platforms

Model-based system-on-chip design on Altera and Xilinx platforms CO-DEVELOPMENT MANUFACTURING INNOVATION & SUPPORT Model-based system-on-chip design on Altera and Xilinx platforms Ronald Grootelaar, System Architect RJA.Grootelaar@3t.nl Agenda 3T Company profile Technology

More information

McPAT: An Integrated Power, Area, and Timing Modeling Framework for Multicore and Manycore Architectures

McPAT: An Integrated Power, Area, and Timing Modeling Framework for Multicore and Manycore Architectures McPAT: An Integrated Power, Area, and Timing Modeling Framework for Multicore and Manycore Architectures Sheng Li, Junh Ho Ahn, Richard Strong, Jay B. Brockman, Dean M Tullsen, Norman Jouppi MICRO 2009

More information

Testing of Digital System-on- Chip (SoC)

Testing of Digital System-on- Chip (SoC) Testing of Digital System-on- Chip (SoC) 1 Outline of the Talk Introduction to system-on-chip (SoC) design Approaches to SoC design SoC test requirements and challenges Core test wrapper P1500 core test

More information

Clock gating for low power circuit design by Merge and split methods

Clock gating for low power circuit design by Merge and split methods Clock gating for low power circuit design by Merge and split methods K.Hariharan, Asstt Prof., department of electronics and communication engg, SASTRA UNIVERSITY,Thanjavur,Tamilnadu,India C. JayaKumar,

More information