Mainframe Operating Systems Boot Camp
|
|
|
- Megan Lane
- 10 years ago
- Views:
Transcription
1 Robert Rannie Milica Kozomara Northern Illinois University - DeKalb, IL Texas Instruments - Dallas, TX Our Agenda for the Week Mainframe Operating Systems Boot Camp From IPL to Running Programs Part 2 Session #2896 SHARE 112 in Austin, March # Part 1: The General Purpose Computer and!!! Interrupts # Part 2: From IPL to Running Programs # Part 3: SVCs and More SVCs # Part 4: Program Interrupts!!! (You Want An Exit With That?) # Part 5: FLIH: I/O INTERRUPTS # Mainframe Operating System Boot Camp:!!! Highlights 2 Tell em what you re gonna tell em What you need to RUN a program The Dispatcher SVC First Level Interrupt Handlers (FLIHs) What you Need to RUN a Program Just a Few Good Routines and Control Blocks (CBs) Initial Program Load (IPL) Dispatching SVC - FLIH SVC 8 (Loader) SVC 1 (Wait) Master Scheduler 3 4
2 What you Need to RUN a Program Set up the Following Routines and CBs PSA ( Low Core ) The CVT (Memory label = MYCVT ) Other Routines & CBs (in SOS-A) Dynamic memory area stack (CB100s), Size X 100 TCBs & RBs (In dynamic memory areas X 0 X 8 X 10 What you Need to RUN a Program IPL PSW Restart New PSW IPL CCW1 Restart Old PSW IPL CCW2 A(MYCVT) Required Initialization X 18 X 20 X 28 X 30 X 38 X 40 External Old PSW Supervisor Call Old PSW Program Check Old PSW Machine Check Old PSW Input/Output Old PSW Channel Status Word X 48 CAW A(MYCVT) X 50 CLOCK Trace Info X 58 X 60 X 68 X 70 X 78 External New PSW Supervisor Call New PSW Program Check New PSW Machine Check New PSW Input/Output New PSW Four 64 byte save areas One for each, EX, SV, PC, and IO 4 F 0 at TCBWORDS - DSECT is IEATCBP 5 6 What you Need to RUN a Program Typical Locations X 1200 MYCVT X 1300 SVC TABLE X 1800 Dispatcher X 1C00 IPL Program X FLIH (One for each Interrupt type) What you Need to RUN a Program Typical Locations X 6000 Location for SVC Modules SVCs 1, 3, and 8 in Instructor Supplied Macro Library: 'WAITS', 'EXIT' & 'LOADERX' X E200 Master Scheduler (MS) X F000 Pool of CB100s 7 8
3 What you Need to RUN a Program IPL Program The IPL process consists of I/O Phase - loads OS into memory PSW Loading Phase - load current PSW At this point it as if you are at the top of the BIF loop What you Need to RUN a Program 3 Ways to a New Current PSW Via an Interrupt Via Load PSW Instruction (LPSW) Via Initial Program Load (IPL) process 9 10 Establish Addressability 11 12
4 Set Storage Key on all Blocks of Memory SSK - Set Storage Key SSK X igigighh X igaddress (bytes ig are ignored) 8 bits of 'hh' are: 0-3 = key, 4 = fetch protection Set Highest Available Machine Byte Acquire 4 CBs 15 16
5 Fields to Define in the TCBs The TCB Chain (no RBs yet) TCB - MS A(RB) F 0' A(Next TCB on the chain or 0) F 0 - Wait TCBBACK TCBBACK A(Previous TCB on the chain or 0) Fields to Define in the RBs The TCB Chain with RBs RBFLGS3 bit 0 set to 1 for a PRB bit 0 set to 0 for an SVRB PRB - MS RBWCF = 0 TCB - MS F 0' RBLINK X'FF F',AL3(MS) for MS RB X'FFE601190F',AL3(LEVELABN) for WAIT RB Byte 0 is RBWCF and it must be zero Bytes 1-3 are address portion:! for a PRB, this will be"the AL3(TCB) PRB - Wait RBWCF = 0 F 0 - Wait TCBBACK 19 20
6 Fields to Define in the CVT (MYCVT) CVTTCBP A( TCB-Words )!! DSECT = IEATCBP PSATOLD IEATCBP+4!!! (set by Dispatcher) CVTSVCTA A(SVCTABLE) CVTHEAD A(1ST TCB IN CHAIN)! (set by IPL) CVTC100H A(CB100HDR)! Header Address for CB100 CBs CVT0DS A(Dispatcher) CVTEXIT SVC 3!!!! An instruction (!) CVTBRET BCR 15,14!!! An instruction (!) Fields to Define in the CVT (MYCVT) Build TCB chain for Dispatching Point CVTHEAD to MS-TCB Chain TCBs Down from MS-TCB via (lowest = 0) Up from Wait-TCB via TCBBACK (highest TCBBACK = 0) The TCB Chain with RBs and CVTHEAD IPL Basics Have Been Accomplished CVTHEAD PRB - MS RBWCF = 0 TCB - MS PRB - Wait RBWCF = 0 F 0 TCB - Wait TCBBAC K F 0' 23 24
7 The Dispatcher Basic Functions Enter Dispatcher with R12! - A(beginning of Dispatcher) R3!- A(MYCVT) The Dispatcher Basic Functions Dispatcher runs down the chain of TCBs searching each TCB for: 1. Non-zero A(TCB)! If A(TCB) == 0, then abend 2. Non-zero A(RB) in TCB! If A(RB) == 0, do Job End Code 3. If RBWCF == 0, Do Dispatch! The Dispatcher Entry Code The Dispatcher Dispatch Code 27 28
8 The Dispatcher Job End Code Not until we introduce SVC 3 in Part 3 Why? Our objective is to get a user's job running Thus we require SVCs 1 & 8 within the Master Scheduler First we discuss SVC-FLIH in greater detail SVC First Level Interrupt Handler Role of the First Level Interrupt Handler Duties 1. Save the Essence of the Interrupted Program 2. Direct execution to appropriate module 3. Direct execution to code to restore Program from Essence SVC First Level Interrupt Handler Register Convention of SVC FLIHs R3 R4 R5 R6 R12 A(MYCVT) A(TCB) A(RB) A(SVC Routine/Module) Base register, if needed A(dispatcher) for return SVC First Level Interrupt Handler Register Convention of SVC FLIHs GPRs 13, 15, 0, 1! Input Parameter registers GPRs 15, 0, 1!!! Output/Return Parameter registers SVC Routines may use (store into) the area designated by GPR13, but they will not modify GPR
9 SVC First Level Interrupt Handler SVC Table Pointed to by CVTSVCTA Each entry is 8 bytes in length SVC First Level Interrupt Handler The Code AL4(SVC000) AL4(SVC008) AL4(SVC255) SVC First Level Interrupt Handler SVC 1 (Wait) Input Parameters: R0 - Number of events R1 - A(Event Control Block) SVC 1 may increment RBWCF in RB of the issuing program SVC 1 with SVC 2 uses ECB to control the running of a program SVC First Level Interrupt Handler SVC 1 (Wait) Suffice it to say: Issue SVC 1 when bit 1 of the ECB is '0' (the issuing program STOPs!) Issue SVC 1 when bit 1 of the ECB is '1' (the issuing program keeps running) 35 36
10 SVC First Level Interrupt Handler SVC 8 (Loader) Input Parameters: R0 - Load Address R1 - Available Memory SVC First Level Interrupt Handler SVC 8 (Loader) Output Parameters: R0 - Entry Point Address (EPA) of executable load module R1 - Actual size of loaded program R15 - Return Code Typical:! 0 = OK!! 4, 8,... = Not OK Entry into MS Recall: IPL branches into Dispatcher Dispatcher dispatches (LPSW) MS TCB/ RB to begin execution of Master Scheduler at MS-EPA Program Logic STEP 0 Assemble Master Scheduler Resident Data Area (MSDA) A(first 4K user program region) SSK Byte Pad Byte Set MS-ECB (MECB) to X 7F,C ECB 39 40
11 STEP 1 (EPA) Program Logic SVC 1 with R0=1 & R1=A(MECB) RECALL:! if MECB bit 1=0, SVC 1 increments MS-RBWCF by 1!!! (MS not Dispatchable)!! if MECB bit 1=1, SVC 1 doesn t change MSRBWCF!!! (MS remains Dispatchable ) Operation The MS reads a record from the input file If End of File (EOF) is found, SOS has finished If there are records in the input file! MS will prepare to run the job (first record of each job contains 'Parm Field') WHILE (MS is Dispatchable) Dispatch the MS Program Logic STEP 2 & STEP 3 pad (MVCL) 4K region with pad byte issue SSKs to set protect key for two 2K portions of region Program Logic STEP 4 & STEP 5 move 'Parm Field' into a Parm Area at highest location in the 4K region establish next lower 72 bytes as 18 fullword save area for the user 43 44
12 User Program Region Before SVC 8 R0 - X 00A000 A Unused areas in 4K region Z 72 byte Save Area X 88 byte Parm. Area with Header X 00B000 R1 - Avail Memory from A to Z Program Logic STEP 6 R1 = amount of available space remaining in 4K user region R0 = A(start of 4K region) issue SVC 8 to read object module records from input convert them into an executable load module in the region Program Logic Upon return from the SVC 8 test RC (in R15) for successful load retrieve Entry Point Address of the loaded program from R0 User Program Region After SVC 8 R0 - X 00A000 Loaded program is here EPA A Unused areas in 4K region Z 72 byte Save Area X 88 byte Parm. Area with Header X 00B000 R1 - Length of loaded program (A - X 00A000 ) 47 48
13 Program Logic STEP 7 If ( successful load ) obtain and initialize TCB/RB pair!!!!!!! (just like in IPL) X FFk501190F, AL3(EPA) User PSW I/O mask enabled FF Protect key no longer '0', now a non-zero value, k, from MSDA field State Bit now set to 1 indicating 'Problem State' A(EPA) of loaded program (returned in R0 from SVC 8) The user program gets dispatched -! It can issue SVCs and is I/O-External interrupt enabled Channel Masks E PSW key c m w p Interruption Code ILC CC Program mask Instruction Address User TCB & RB PRB RBWCF = 0 X FFk501190F, AL3(EPA) TCB - User TCBBACK Dispatching User Program Some GPRs in the user field must be set R1 - A(Parm Area) R15 - EPA (must be in R15 AND PSW) R14 - A(CVTEXIT) = A(MYCVT+X'50') R13 - A(OS provided Save Area) 51 52
14 Program Logic (Continued) STEP 8 [SOS] generate job start message Assist-V XPRNT now, SVC 0 later STEP 9 update fields in MSDA for future jobs increment the CUrent number of Initiators (CURI) Program Logic (Continued) STEP 10 Chain user TCB just after MS-TCB STEP 11 Not until we get to multiprogramming TCB Chain with User TCB PRB - MS RBWCF = 0 PRB - User RBWCF = 0 TCB - User TCB - MS X FFk501190F, AL3(EPA) TCBBACK PRB - Wait RBWCF = 0 TCB - Wait CVTHEAD F 0 TCBBACK F 0' Dispatching User Program With three TCBs in the chain, Dispatcher picks first one: MS-TCB To dispatch User-TCB, MS-TCB must be made non-dispatchable To do this: Set MECB to 0 Issue SVC 1 against MECB 55 56
15 Program Logic (Continued) STEP 12 (bottom of MS Loop) set MECB to 0 (XC) branch to SVC 1 instruction at top of MS Loop Dispatching User Program Issuing SVC 1 with zero MECB makes MS-TCB non-dispatchable SVC 1 increments RBWCF (MS RB now waiting on 1 task) With MS-TCB non-dispatchable dispatcher now picks User-TCB TCB Chain with User TCB CVTHEAD PRB - MS RBWCF = 1 TCB - MS F 0' PRB - User RBWCF = 0 X FFk501190F, AL3(EPA) PRB - Wait RBWCF = 0 TCB - Wait TCB - User TCBBAC K Hooray! The Program is Running F 0 TCBBAC K 59 60
16 Sneak Preview Part 3: SVCs and More SVCs SVC Types: Enabled or Disabled Scheduling and Dispatching the SVRB SVC 3 - RB Killer The valve (SVC 1 & SVC 2) SVC 8 - Loader SVC 13 - ABEND Questions [email protected] [email protected]
Traditional IBM Mainframe Operating Principles
C H A P T E R 1 7 Traditional IBM Mainframe Operating Principles WHEN YOU FINISH READING THIS CHAPTER YOU SHOULD BE ABLE TO: Distinguish between an absolute address and a relative address. Briefly explain
Introduction. What is an Operating System?
Introduction What is an Operating System? 1 What is an Operating System? 2 Why is an Operating System Needed? 3 How Did They Develop? Historical Approach Affect of Architecture 4 Efficient Utilization
ARM Thumb Microcontrollers. Application Note. Software ISO 7816 I/O Line Implementation. Features. Introduction
Software ISO 7816 I/O Line Implementation Features ISO 7816-3 compliant (direct convention) Byte reception and transmission with parity check Retransmission on error detection Automatic reception at the
z390 Program Services Guide
z390 Program Services Guide Automated Software Tools Corporation Function Table and links Supporting Macros and links Savearea and linkage conventions Passing parameters to the initial program Change Summary
Lesson-16: Real time clock DEVICES AND COMMUNICATION BUSES FOR DEVICES NETWORK
DEVICES AND COMMUNICATION BUSES FOR DEVICES NETWORK Lesson-16: Real time clock 1 Real Time Clock (RTC) A clock, which is based on the interrupts at preset intervals. An interrupt service routine executes
MICROPROCESSOR. Exclusive for IACE Students www.iace.co.in iacehyd.blogspot.in Ph: 9700077455/422 Page 1
MICROPROCESSOR A microprocessor incorporates the functions of a computer s central processing unit (CPU) on a single Integrated (IC), or at most a few integrated circuit. It is a multipurpose, programmable
Exceptions in MIPS. know the exception mechanism in MIPS be able to write a simple exception handler for a MIPS machine
7 Objectives After completing this lab you will: know the exception mechanism in MIPS be able to write a simple exception handler for a MIPS machine Introduction Branches and jumps provide ways to change
Programing the Microprocessor in C Microprocessor System Design and Interfacing ECE 362
PURDUE UNIVERSITY Programing the Microprocessor in C Microprocessor System Design and Interfacing ECE 362 Course Staff 1/31/2012 1 Introduction This tutorial is made to help the student use C language
CNC Transfer. Operating Manual
Rank Brothers Ltd CNC Transfer Operating Manual Manufactured by: Rank Brothers Ltd 56 High Street, Bottisham, Cambridge CB25 9DA, England Tel: +44 (0)1223 811369 Fax: +44 (0)1223 811441 Website: http://www.rankbrothers.co.uk/
Chapter 11: Input/Output Organisation. Lesson 06: Programmed IO
Chapter 11: Input/Output Organisation Lesson 06: Programmed IO Objective Understand the programmed IO mode of data transfer Learn that the program waits for the ready status by repeatedly testing the status
Have both hardware and software. Want to hide the details from the programmer (user).
Input/Output Devices Chapter 5 of Tanenbaum. Have both hardware and software. Want to hide the details from the programmer (user). Ideally have the same interface to all devices (device independence).
8085 INSTRUCTION SET
DATA TRANSFER INSTRUCTIONS Opcode Operand Description 8085 INSTRUCTION SET INSTRUCTION DETAILS Copy from source to destination OV Rd, Rs This instruction copies the contents of the source, Rs register
Computer Organization and Components
Computer Organization and Components IS1500, fall 2015 Lecture 5: I/O Systems, part I Associate Professor, KTH Royal Institute of Technology Assistant Research Engineer, University of California, Berkeley
CSC 2405: Computer Systems II
CSC 2405: Computer Systems II Spring 2013 (TR 8:30-9:45 in G86) Mirela Damian http://www.csc.villanova.edu/~mdamian/csc2405/ Introductions Mirela Damian Room 167A in the Mendel Science Building [email protected]
An Introduction to MPLAB Integrated Development Environment
An Introduction to MPLAB Integrated Development Environment 2004 Microchip Technology Incorporated An introduction to MPLAB Integrated Development Environment Slide 1 This seminar is an introduction to
Exception and Interrupt Handling in ARM
Exception and Interrupt Handling in ARM Architectures and Design Methods for Embedded Systems Summer Semester 2006 Author: Ahmed Fathy Mohammed Abdelrazek Advisor: Dominik Lücke Abstract We discuss exceptions
ADVANCED PROCESSOR ARCHITECTURES AND MEMORY ORGANISATION Lesson-17: Memory organisation, and types of memory
ADVANCED PROCESSOR ARCHITECTURES AND MEMORY ORGANISATION Lesson-17: Memory organisation, and types of memory 1 1. Memory Organisation 2 Random access model A memory-, a data byte, or a word, or a double
LC-3 Assembly Language
LC-3 Assembly Language Programming and tips Textbook Chapter 7 CMPE12 Summer 2008 Assembly and Assembler Machine language - binary Assembly language - symbolic 0001110010000110 An assembler is a program
PART B QUESTIONS AND ANSWERS UNIT I
PART B QUESTIONS AND ANSWERS UNIT I 1. Explain the architecture of 8085 microprocessor? Logic pin out of 8085 microprocessor Address bus: unidirectional bus, used as high order bus Data bus: bi-directional
Getting Started Guide with WIZ550web
1/21 WIZ550web is an embedded Web server module based on WIZnet s W5500 hardwired TCP/IP chip, Users can control & monitor the 16-configurable digital I/O and 4-ADC inputs on module via web pages. WIZ550web
Lab 2 : Basic File Server. Introduction
Lab 2 : Basic File Server Introduction In this lab, you will start your file system implementation by getting the following FUSE operations to work: CREATE/MKNOD, LOOKUP, and READDIR SETATTR, WRITE and
Development of 360/370 Architecture - A Plain Man's View
Development of 360/370 Architecture - A Plain Man's View February 10th, 1989 P.J. Gribbin (Gvn/PJG) EDS c/o Rolls-Royce Plc P.O. Box 31 Derby England, DE24 8BJ Tel:- +44-1332-522016 [email protected]
System Virtual Machines
System Virtual Machines Introduction Key concepts Resource virtualization processors memory I/O devices Performance issues Applications 1 Introduction System virtual machine capable of supporting multiple
An Implementation Of Multiprocessor Linux
An Implementation Of Multiprocessor Linux This document describes the implementation of a simple SMP Linux kernel extension and how to use this to develop SMP Linux kernels for architectures other than
PIC Programming in Assembly. (http://www.mstracey.btinternet.co.uk/index.htm)
PIC Programming in Assembly (http://www.mstracey.btinternet.co.uk/index.htm) Tutorial 1 Good Programming Techniques. Before we get to the nitty gritty of programming the PIC, I think now is a good time
M A S S A C H U S E T T S I N S T I T U T E O F T E C H N O L O G Y DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE
M A S S A C H U S E T T S I N S T I T U T E O F T E C H N O L O G Y DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE 1. Introduction 6.004 Computation Structures β Documentation This handout is
Chapter 1 Computer System Overview
Operating Systems: Internals and Design Principles Chapter 1 Computer System Overview Eighth Edition By William Stallings Operating System Exploits the hardware resources of one or more processors Provides
OPERATING SYSTEMS MEMORY MANAGEMENT
OPERATING SYSTEMS MEMORY MANAGEMENT Jerry Breecher 8: Memory Management 1 OPERATING SYSTEM Memory Management What Is In This Chapter? Just as processes share the CPU, they also share physical memory. This
Serial Communications
Serial Communications 1 Serial Communication Introduction Serial communication buses Asynchronous and synchronous communication UART block diagram UART clock requirements Programming the UARTs Operation
Chapter 2 Basic Structure of Computers. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan
Chapter 2 Basic Structure of Computers Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Outline Functional Units Basic Operational Concepts Bus Structures Software
Fastboot Techniques for x86 Architectures. Marcus Bortel Field Application Engineer QNX Software Systems
Fastboot Techniques for x86 Architectures Marcus Bortel Field Application Engineer QNX Software Systems Agenda Introduction BIOS and BIOS boot time Fastboot versus BIOS? Fastboot time Customizing the boot
8-Bit Flash Microcontroller for Smart Cards. AT89SCXXXXA Summary. Features. Description. Complete datasheet available under NDA
Features Compatible with MCS-51 products On-chip Flash Program Memory Endurance: 1,000 Write/Erase Cycles On-chip EEPROM Data Memory Endurance: 100,000 Write/Erase Cycles 512 x 8-bit RAM ISO 7816 I/O Port
Course MS10975A Introduction to Programming. Length: 5 Days
3 Riverchase Office Plaza Hoover, Alabama 35244 Phone: 205.989.4944 Fax: 855.317.2187 E-Mail: [email protected] Web: www.discoveritt.com Course MS10975A Introduction to Programming Length: 5 Days
Levels of Programming Languages. Gerald Penn CSC 324
Levels of Programming Languages Gerald Penn CSC 324 Levels of Programming Language Microcode Machine code Assembly Language Low-level Programming Language High-level Programming Language Levels of Programming
The stack and the stack pointer
The stack and the stack pointer If you google the word stack, one of the definitions you will get is: A reserved area of memory used to keep track of a program's internal operations, including functions,
Technical Note. Micron NAND Flash Controller via Xilinx Spartan -3 FPGA. Overview. TN-29-06: NAND Flash Controller on Spartan-3 Overview
Technical Note TN-29-06: NAND Flash Controller on Spartan-3 Overview Micron NAND Flash Controller via Xilinx Spartan -3 FPGA Overview As mobile product capabilities continue to expand, so does the demand
PCSpim Tutorial. Nathan Goulding-Hotta 2012-01-13 v0.1
PCSpim Tutorial Nathan Goulding-Hotta 2012-01-13 v0.1 Download and install 1. Download PCSpim (file PCSpim_9.1.4.zip ) from http://sourceforge.net/projects/spimsimulator/files/ This tutorial assumes you
Computer Organization & Architecture Lecture #19
Computer Organization & Architecture Lecture #19 Input/Output The computer system s I/O architecture is its interface to the outside world. This architecture is designed to provide a systematic means of
ASSEMBLY PROGRAMMING ON A VIRTUAL COMPUTER
ASSEMBLY PROGRAMMING ON A VIRTUAL COMPUTER Pierre A. von Kaenel Mathematics and Computer Science Department Skidmore College Saratoga Springs, NY 12866 (518) 580-5292 [email protected] ABSTRACT This paper
Develop a Dallas 1-Wire Master Using the Z8F1680 Series of MCUs
Develop a Dallas 1-Wire Master Using the Z8F1680 Series of MCUs AN033101-0412 Abstract This describes how to interface the Dallas 1-Wire bus with Zilog s Z8F1680 Series of MCUs as master devices. The Z8F0880,
PROBLEMS. which was discussed in Section 1.6.3.
22 CHAPTER 1 BASIC STRUCTURE OF COMPUTERS (Corrisponde al cap. 1 - Introduzione al calcolatore) PROBLEMS 1.1 List the steps needed to execute the machine instruction LOCA,R0 in terms of transfers between
CPU Organization and Assembly Language
COS 140 Foundations of Computer Science School of Computing and Information Science University of Maine October 2, 2015 Outline 1 2 3 4 5 6 7 8 Homework and announcements Reading: Chapter 12 Homework:
CHAPTER 11: Flip Flops
CHAPTER 11: Flip Flops In this chapter, you will be building the part of the circuit that controls the command sequencing. The required circuit must operate the counter and the memory chip. When the teach
İSTANBUL AYDIN UNIVERSITY
İSTANBUL AYDIN UNIVERSITY FACULTY OF ENGİNEERİNG SOFTWARE ENGINEERING THE PROJECT OF THE INSTRUCTION SET COMPUTER ORGANIZATION GÖZDE ARAS B1205.090015 Instructor: Prof. Dr. HASAN HÜSEYİN BALIK DECEMBER
Computer Systems Structure Input/Output
Computer Systems Structure Input/Output Peripherals Computer Central Processing Unit Main Memory Computer Systems Interconnection Communication lines Input Output Ward 1 Ward 2 Examples of I/O Devices
Extending the swsusp Hibernation Framework to ARM. Russell Dill
Extending the swsusp Hibernation Framework to ARM Russell Dill 1 2 Introduction Russ Dill of Texas Instruments swsusp/hibernation on ARM Overview Challenges Implementation Remaining work Debugging swsusp
Q. Consider a dynamic instruction execution (an execution trace, in other words) that consists of repeats of code in this pattern:
Pipelining HW Q. Can a MIPS SW instruction executing in a simple 5-stage pipelined implementation have a data dependency hazard of any type resulting in a nop bubble? If so, show an example; if not, prove
Conversion Between Analog and Digital Signals
ELET 3156 DL - Laboratory #6 Conversion Between Analog and Digital Signals There is no pre-lab work required for this experiment. However, be sure to read through the assignment completely prior to starting
Operating Systems 4 th Class
Operating Systems 4 th Class Lecture 1 Operating Systems Operating systems are essential part of any computer system. Therefore, a course in operating systems is an essential part of any computer science
Application Note 195. ARM11 performance monitor unit. Document number: ARM DAI 195B Issued: 15th February, 2008 Copyright ARM Limited 2007
Application Note 195 ARM11 performance monitor unit Document number: ARM DAI 195B Issued: 15th February, 2008 Copyright ARM Limited 2007 Copyright 2007 ARM Limited. All rights reserved. Application Note
Chapter 3 Operating-System Structures
Contents 1. Introduction 2. Computer-System Structures 3. Operating-System Structures 4. Processes 5. Threads 6. CPU Scheduling 7. Process Synchronization 8. Deadlocks 9. Memory Management 10. Virtual
CONTROL DATA" 3200 Computer system / ~eal Time Applications
CONTROL DATA" 3200 Computer system / ~eal Time Applications At this precise moment, events in science and industry are occurring which demand solutions and control. Among these events- in-real-time are
VMWare Workstation 11 Installation MICROSOFT WINDOWS SERVER 2008 R2 STANDARD ENTERPRISE ED.
VMWare Workstation 11 Installation MICROSOFT WINDOWS SERVER 2008 R2 STANDARD ENTERPRISE ED. Starting Vmware Workstation Go to the start menu and start the VMware Workstation program. *If you are using
OPERATING SYSTEM SERVICES
OPERATING SYSTEM SERVICES USER INTERFACE Command line interface(cli):uses text commands and a method for entering them Batch interface(bi):commands and directives to control those commands are entered
ARM. Architecture and Assembly. Modest Goal: Turn on an LED
ARM Architecture and Assembly Modest Goal: Turn on an LED Package on Package Broadcom 2865 ARM Processor Samsung 2Gb SDRAM (John) von Neumann Architecture Instructions and data stored in the same memory
Linux Driver Devices. Why, When, Which, How?
Bertrand Mermet Sylvain Ract Linux Driver Devices. Why, When, Which, How? Since its creation in the early 1990 s Linux has been installed on millions of computers or embedded systems. These systems may
AN141 SMBUS COMMUNICATION FOR SMALL FORM FACTOR DEVICE FAMILIES. 1. Introduction. 2. Overview of the SMBus Specification. 2.1.
SMBUS COMMUNICATION FOR SMALL FORM FACTOR DEVICE FAMILIES 1. Introduction C8051F3xx and C8051F41x devices are equipped with an SMBus serial I/O peripheral that is compliant with both the System Management
Advanced Computer Architecture-CS501. Computer Systems Design and Architecture 2.1, 2.2, 3.2
Lecture Handout Computer Architecture Lecture No. 2 Reading Material Vincent P. Heuring&Harry F. Jordan Chapter 2,Chapter3 Computer Systems Design and Architecture 2.1, 2.2, 3.2 Summary 1) A taxonomy of
ERserver. iseries. Work management
ERserver iseries Work management ERserver iseries Work management Copyright International Business Machines Corporation 1998, 2002. All rights reserved. US Government Users Restricted Rights Use, duplication
CSE 141L Computer Architecture Lab Fall 2003. Lecture 2
CSE 141L Computer Architecture Lab Fall 2003 Lecture 2 Pramod V. Argade CSE141L: Computer Architecture Lab Instructor: TA: Readers: Pramod V. Argade ([email protected]) Office Hour: Tue./Thu. 9:30-10:30
CS 3530 Operating Systems. L02 OS Intro Part 1 Dr. Ken Hoganson
CS 3530 Operating Systems L02 OS Intro Part 1 Dr. Ken Hoganson Chapter 1 Basic Concepts of Operating Systems Computer Systems A computer system consists of two basic types of components: Hardware components,
CICS Transactions Measurement with no Pain
CICS Transactions Measurement with no Pain Prepared by Luiz Eduardo Gazola 4bears - Optimize Software, Brazil December 6 10, 2010 Orlando, Florida USA This paper presents a new approach for measuring CICS
Robe Universal Interface API
Robe Universal Interface API Function When you connect the converter to the USB port the power led light up on approximately 1 second. Then the converter is ready. Converter is based on FT245RL converter.
COS 318: Operating Systems. I/O Device and Drivers. Input and Output. Definitions and General Method. Revisit Hardware
COS 318: Operating Systems I/O and Drivers Input and Output A computer s job is to process data Computation (, cache, and memory) Move data into and out of a system (between I/O devices and memory) Challenges
eztcp Technical Document Modbus/TCP of eztcp Caution: Specifications of this document may be changed without prior notice for improvement.
eztcp Technical Document Modbus/TCP of eztcp Version 1.3 Caution: Specifications of this document may be changed without prior notice for improvement. Sollae Systems Co., Ltd. http://www.sollae.co.kr Contents
CHAPTER 15: Operating Systems: An Overview
CHAPTER 15: Operating Systems: An Overview The Architecture of Computer Hardware, Systems Software & Networking: An Information Technology Approach 4th Edition, Irv Englander John Wiley and Sons 2010 PowerPoint
ENTTEC Pixie Driver API Specification
ENTTEC Pixie Driver API Specification Purpose This document specifies the interface requirements for PC based application programs to use the ENTTEC Pixie Driver board to drive RGB or RGBW type LED strips.
6809 SBUG-E Monitor ROM Version 1.5
6809 SBUG-E Monitor ROM Version 1.5 The 6809 SBUG monitor ROM is provided to enable the computer to communicate with a terminal for the purpose of various programming and debugging functions. It has been
Operating Systems Concepts: Chapter 7: Scheduling Strategies
Operating Systems Concepts: Chapter 7: Scheduling Strategies Olav Beckmann Huxley 449 http://www.doc.ic.ac.uk/~ob3 Acknowledgements: There are lots. See end of Chapter 1. Home Page for the course: http://www.doc.ic.ac.uk/~ob3/teaching/operatingsystemsconcepts/
for both the Verbatim Gateway and Catalyst Autodialer EtherNet Options
RSLogix 5000 Configuration for both the Verbatim Gateway and Catalyst Autodialer EtherNet Options Addendum 1.0 Revision History Rev # Description Author/Editor Date 1.0 Original Davey Hudson 05/01/2015
Processes and Non-Preemptive Scheduling. Otto J. Anshus
Processes and Non-Preemptive Scheduling Otto J. Anshus 1 Concurrency and Process Challenge: Physical reality is Concurrent Smart to do concurrent software instead of sequential? At least we want to have
The Little Man Computer
The Little Man Computer The Little Man Computer - an instructional model of von Neuman computer architecture John von Neuman (1903-1957) and Alan Turing (1912-1954) each independently laid foundation for
EE361: Digital Computer Organization Course Syllabus
EE361: Digital Computer Organization Course Syllabus Dr. Mohammad H. Awedh Spring 2014 Course Objectives Simply, a computer is a set of components (Processor, Memory and Storage, Input/Output Devices)
71M6521 Energy Meter IC. Real Time Clock Compensation. The Challenge. The RTC in the 71M6521D/F. Theory of Operation APPLICATION NOTE
71M6521 Energy Meter IC A Maxim Integrated Products Brand APPLICATION NOTE AN_6521_035 MAY 2007 This document describes how to use software to compensate the real time clock (RTC) in Teridian meter chips.
Operating Systems. Virtual Memory
Operating Systems Virtual Memory Virtual Memory Topics. Memory Hierarchy. Why Virtual Memory. Virtual Memory Issues. Virtual Memory Solutions. Locality of Reference. Virtual Memory with Segmentation. Page
BASIC COMPUTER ORGANIZATION AND DESIGN
1 BASIC COMPUTER ORGANIZATION AND DESIGN Instruction Codes Computer Registers Computer Instructions Timing and Control Instruction Cycle Memory Reference Instructions Input-Output and Interrupt Complete
CS3600 SYSTEMS AND NETWORKS
CS3600 SYSTEMS AND NETWORKS NORTHEASTERN UNIVERSITY Lecture 2: Operating System Structures Prof. Alan Mislove ([email protected]) Operating System Services Operating systems provide an environment for
Debouncing Switches. Mechanical switches are one of the most common interfaces to a uc.
Mechanical switches are one of the most common interfaces to a uc. Switch inputs are asynchronous to the uc and are not electrically clean. Asynchronous inputs can be handled with a synchronizer (2 FF's).
Chapter 3. Operating Systems
Christian Jacob Chapter 3 Operating Systems 3.1 Evolution of Operating Systems 3.2 Booting an Operating System 3.3 Operating System Architecture 3.4 References Chapter Overview Page 2 Chapter 3: Operating
Application Note. Introduction AN2471/D 3/2003. PC Master Software Communication Protocol Specification
Application Note 3/2003 PC Master Software Communication Protocol Specification By Pavel Kania and Michal Hanak S 3 L Applications Engineerings MCSL Roznov pod Radhostem Introduction The purpose of this
Overview. Business value
PRODUCT SHEET CA VM:Backup for z/vm CA VM:Backup for z/vm CA VM:Backup for z/vm (CA VM:Backup) provides an efficient and reliable means of backing up CMS and non-cms data in z/vm and mainframe Linux systems.
Robot/SCHEDULE 1.0 Getting Started A Tutorial
Robot/SCHEDULE 1.0 Getting Started A Tutorial World s Leader in System i Software Solutions 6455 City West Parkway Eden Prairie, MN 55344 Phone 952/933-0609 Fax 952/933-8153 www.helpsystems.com Copyright
TCP/IP MODULE CA-ETHR-A INSTALLATION MANUAL
TCP/IP MODULE CA-ETHR-A INSTALLATION MANUAL w w w. c d v g r o u p. c o m CA-ETHR-A: TCP/IP Module Installation Manual Page Table of Contents Introduction...5 Hardware Components... 6 Technical Specifications...
Example of Standard API
16 Example of Standard API System Call Implementation Typically, a number associated with each system call System call interface maintains a table indexed according to these numbers The system call interface
APPENDIX B. Routers route based on the network number. The router that delivers the data packet to the correct destination host uses the host ID.
APPENDIX B IP Subnetting IP Addressing Routers route based on the network number. The router that delivers the data packet to the correct destination host uses the host ID. IP Classes An IP address is
An Introduction to the ARM 7 Architecture
An Introduction to the ARM 7 Architecture Trevor Martin CEng, MIEE Technical Director This article gives an overview of the ARM 7 architecture and a description of its major features for a developer new
PC Boot Considerations for Devices >8GB
X3T10 95-321 Rev 1 PC Boot Considerations for Devices >8GB Overview This is a draft of a document proposed in the System Issues Study Group meeting held on 7/12/95 in Colorado Springs. It is intended to
AN601 I2C 2.8 Communication Protocol. SM130 SM130 - Mini APPLICATION NOTE
AN601 I2C 2.8 Communication Protocol SM130 SM130 - Mini APPLICATION NOTE 2 1. INTRODUCTION This application note explains I2C communication protocol with SM130 or SM130-Mini Mifare module based on the
PACKAGE OUTLINE DALLAS DS2434 DS2434 GND. PR 35 PACKAGE See Mech. Drawings Section
PRELIMINARY DS2434 Battery Identification Chip FEATURES Provides unique ID number to battery packs PACKAGE OUTLINE Eliminates thermistors by sensing battery temperature on chip DALLAS DS2434 1 2 3 256
MACHINE ARCHITECTURE & LANGUAGE
in the name of God the compassionate, the merciful notes on MACHINE ARCHITECTURE & LANGUAGE compiled by Jumong Chap. 9 Microprocessor Fundamentals A system designer should consider a microprocessor-based
Types Of Operating Systems
Types Of Operating Systems Date 10/01/2004 1/24/2004 Operating Systems 1 Brief history of OS design In the beginning OSes were runtime libraries The OS was just code you linked with your program and loaded
Page 1 of 5. IS 335: Information Technology in Business Lecture Outline Operating Systems
Lecture Outline Operating Systems Objectives Describe the functions and layers of an operating system List the resources allocated by the operating system and describe the allocation process Explain how
Animated Lighting Software Overview
Animated Lighting Software Revision 1.0 August 29, 2003 Table of Contents SOFTWARE OVERVIEW 1) Dasher Pro and Animation Director overviews 2) Installing the software 3) Help 4) Configuring the software
Helping you avoid stack overflow crashes!
Helping you avoid stack overflow crashes! One of the toughest (and unfortunately common) problems in embedded systems is stack overflows and the collateral corruption that it can cause. As a result, we
z/os VULNERABILITY SCANNING AND MANAGEMENT Key Resources, Inc. [email protected] (312) KRI-0007 www.kr-inc.com
1 z/os VULNERABILITY SCANNING AND MANAGEMENT Key Resources, Inc. [email protected] (312) KRI-0007 www.kr-inc.com 2 Ray Overby SKK - ACF2 Developer (1981-1988) Key Resources, Inc. incorporated in 1988
THREE YEAR DEGREE (HONS.) COURSE BACHELOR OF COMPUTER APPLICATION (BCA) First Year Paper I Computer Fundamentals
THREE YEAR DEGREE (HONS.) COURSE BACHELOR OF COMPUTER APPLICATION (BCA) First Year Paper I Computer Fundamentals Full Marks 100 (Theory 75, Practical 25) Introduction to Computers :- What is Computer?
Automatic Logging of Operating System Effects to Guide Application-Level Architecture Simulation
Automatic Logging of Operating System Effects to Guide Application-Level Architecture Simulation Satish Narayanasamy, Cristiano Pereira, Harish Patil, Robert Cohn, and Brad Calder Computer Science and
Also you need the C-MOR ISO file. This file you will find following this link: http://www.cmor.com/video-surveillance/download-vm.
This Guide will show you the installation of C-MOR Video Surveillance on a Microsoft Hyper- V server. You are able to download the Microsoft Hyper-v 2012 server on http://www.microsoft.com/en-us/server-cloud/hyper-v-server/.
Technical Properties. Mobile Operating Systems. Overview Concepts of Mobile. Functions Processes. Lecture 11. Memory Management.
Overview Concepts of Mobile Operating Systems Lecture 11 Concepts of Mobile Operating Systems Mobile Business I (WS 2007/08) Prof Dr Kai Rannenberg Chair of Mobile Business and Multilateral Security Johann
ELEC 377. Operating Systems. Week 1 Class 3
Operating Systems Week 1 Class 3 Last Class! Computer System Structure, Controllers! Interrupts & Traps! I/O structure and device queues.! Storage Structure & Caching! Hardware Protection! Dual Mode Operation
