User s Manual. MPX5200 Rev. 1. preliminary
|
|
- Darcy Mills
- 8 years ago
- Views:
Transcription
1 User s Manual MPX52 Rev. preliminary
2 Declaration of Conformity We, Manufacturer MicroSys Electronics GmbH Mühlweg D-8254 Sauerlach Germany declare that the product MPX52 is in conformity with: EN 58- Generic emission standard EN 582- Generic immunity standard in accordance with 89/336 EEC-EMC Directive. We also declare the conformity of the above mentioned product with the actual required safety standards in accordance with Low Voltage Directive 73/23 EEC. Date: Signature: Position: General Manager The information in this document has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, MicroSys reserves the right to make changes to any product herein to improve reliability, function or design. MicroSys does not assume any responsibility arising out the application or use of any product or circuit described herein, neither does it convey any license under its patent rights or the rights of h
3 Edition MicroSys Date: Ident-Nr.: Released: Manual EW38MA-AA Schematics EW38SL-AA Datei: MPX52-A.doc Archivierung: 5 EW38MA-AA Page 3 of MicroSys Electronics GmbH
4 MicroSys GmbH, Mühlweg, 8254 Sauerlach, Germany. Hotline +49 ()84 8-3, Phone +49 ()84 8-, Fax +49 () Internet: MicroSys Electronics GmbH, July 26 Datei: MPX52-A.doc Archivierung: 5 EW38MA-AA Page 4 of MicroSys Electronics GmbH
5 Chip Select Overview MByte...6 Addressmap... 6 I2C Address Overview:... 6 Power Supply Ratings:... 7 The Backup Supply Ratings:...7 The MPC52B Processor... 8 BDM JTAG Port Connection:... 8 Interrupt Configuration:... 9 Reset Configuration Signals:... 9 Local-Bus:... Local-Bus Pin Configuration:... Local Bus ST-Connector Pin out:... PCI-Interface:... 2 PCI-Bus Clock Configuration:... 2 PCI Bus ST-Connector Pin out:... 2 PCI Bus ST-Connector Pin out:... 3 MII Interface ST2-Connector Pin out:... 4 USB & PSC Interface ST2-Connector Pin out:... 5 DDR SDRAM Memory:... 6 Memory-Bus Pin Configuration:... 6 Flash Memory... 7 Chip--Select-Start-Address-Register... 8 Chip--Select-End-Address-Register... 9 Chip-Select-Configuration-Register SRAM:... 2 SRAM Pin Configuration:... 2 Chip--Select-Start-Address-Register Chip--Select-End-Address-Register Chip-Select-Configuration-Register DiskOnChip: DiskOnChip Pin Configuration: Chip-2-Select-Start-Address-Register Chip-2-Select-End-Address-Register Chip-Select-Configuration-Register I2C EEPROM: EEPROM I2C Access Address: Real Time Clock PCF8563T: RTC I2C Access Address: RTC Address Map:... 3 Data Retention... 3 Capacitor Backup Time... 3 Appendices Layout Component Side Layout Solder Side Physical Dimensions (Top View) Schematics MPX52 (please contact MicroSys) Datei: MPX52-A.doc Archivierung: 5 EW38MA-AA Page 5 of MicroSys Electronics GmbH
6 Chip Select Overview signal function bus width mode size description CS FLASH 8 Bit GPCM 6 MByte CS SRAM 8 Bit GPCM 2 MByte CS2 DiskOnChip 8 Bit GPCM MByte CS3 ST b not used onboard CS4 ST b not used onboard CS5 ST b not used onboard Addressmap Type Base End Select Bus Size MPC52 Internal Ram (MBAR) $F $F 7FFF SDRAM $ $3FF FFFF MCS 63 32Bit Flash $FC $FCFF FFFF CS LocalPlus 8Bit SRAM $F $FF FFFF CS LocalPlus 8Bit DiskOnChip $E $EF FFFF CS2 LocalPlus 8Bit not initialized CS3 not initialized not initialized CS4 CS5 I2C Address Overview: Device: Hex: binary I 2 C address read/write PCF8563T A2/A3 / AT24C28 A6/A7 / Datei: MPX52-A.doc Archivierung: 5 EW38MA-AA Page 6 of MicroSys Electronics GmbH
7 Power Supply Ratings: The MPX52 module must be supplied with single 3.3V and all pins of the module are 3.3V tolerant only. There is a 2 pin wide VDD supply block on connector ST2-C and several GND pins distributed over connector ST and ST2. For a proper operation, all ground pins and all VDD pins should be connected to the carrier board. 3.3V ST2-C ST2-C 3.3V VDD pin c4 pin c42 VDD VDD pin c43 pin c44 VDD VDD pin c45 pin c46 VDD VDD pin c47 pin c48 VDD VDD pin c49 pin c5 VDD VDD pin c5 pin c52 VDD name rating current tolerance ripple VDD +3.3VDC peak A +/-5% max.5mv The Backup Supply Ratings: The MPX52 contains a realtime clock and two static ram devices. The data contents of all devices can be saved during short power down periods by the onboard gold capacitor. For extended backup times an external power can be supplied via the STDBY line. 3.3V ST2-C STDBY c39 name rating current tolerance ripple STDBY +3.3VDC max. 5uA +/-% max.5mv Datei: MPX52-A.doc Archivierung: 5 EW38MA-AA Page 7 of MicroSys Electronics GmbH
8 The MPC52B Processor The MPC52B cpu is connected to a 32 bit wide DDR SDRAM. The local bus side handles the onboard Flash, SRAM, and the DiskOnChip device by the select lines CS, CS and CS2, i.e. CS3, CS4 and CS5 can be used for other purposes. BDM JTAG Port Connection: The JTAG port of the MPC52B can be accessed via ST2-A by the following signals : signal ST2-A ST2-A signal description TMS pin c33 pin c34 TDI pin c35 pin c36 CKSTO MPC52B signal TEST_SEL TDO pin c37 TCK pin c39 pin c4 HRST# TRST# pin c4 pin c42 SRST# During normal operation, the TRST# signal is controlled be an onboard logic, i.e. no external connections are necessary. Datei: MPX52-A.doc Archivierung: 5 EW38MA-AA Page 8 of MicroSys Electronics GmbH
9 Interrupt Configuration: MPC52B Signal Destination onboard source IRQ# ST2-a IRQ# ST2-a IRQ2# ST2-a47 Real-Time-Clock IRQ via link R2 IRQ3# ST2-a44 DiskOnChip IRQ via link R8 Reset Configuration Signals: For proper operation, the MPC52B needs several signal for a functional configuration during power up. These signals are tied to high or low via 4K7 pullup or pulldown resistors. In case an external circuitry drives these signals during power up or there are additional pullup or pulldown resistors on the carrier board, the necessary configuration can not been performed. Signal Destination Reset Function Link Normal Function ATA-DACK# ST-a42 ppc-pll-config-4 CFL/CFH ATA dma acknowledge ATA-IOR# ST-b33 ppc-pll-config-3 CFL/CFH ATA IO read ATA-IOW# ST-b35 ppc-pll-config-2 CFL2/CFH2 ATA IO write LWE# ST-b9 ppc-pll-config- CFL3/CFH3 local bus write LALE ST-b5 ppc-pll-config- CFL4/CFH4 local bus address latch LTS# ST-b23 xlb-clk-sel CFL5/CFH5 local bus cycle start USB- ST2-d4 sys-pll-config- CFL6/CFH6 USB-TXN USB-2 ST2-d6 sys-pll-config- CFL7/CFH USB-TXP ETH- ST2-a4 boot-rom-mg CFL8/CFH8 ETH-TXEN ETH- ST2-a5 large-flash-select CFL9/CFH9 ETH-TXD ETH-2 ST2-a6 ppc-msrip CFL/CFH ETH-TXD ETH-3 ST2-a7 boot-rom-wait CFL/CFH ETH-TXD2 ETH-4 ST2-a8 boot-rom-swap CFL2/CFH2 ETH-TXD3 ETH-5 ST2-a2 boot-rom-size CFL3/CFH3 ETH-TXER ETH-6 ST2-a29 boot-rom-type CFL4/CFH4 ETH-MDC Datei: MPX52-A.doc Archivierung: 5 EW38MA-AA Page 9 of MicroSys Electronics GmbH
10 Local-Bus: The local bus of the MPX52 is accessible via the connectors ST-A and ST-B. All local bus lines are connected, even if some of them are used by onboard devices. Local-Bus Pin Configuration: MPC52B Signal Destination onboard function LAD(3:) ST-A Address/Data Bus LCS ST-b8 Flash Chip Select LCS ST-b2 SRAM Chip Select LCS2 ST-b22 DiskOnChip Select LCS3 ST-b24 not used LCS4 ST-b26 not used LCS5 ST-b28 not used LALE ST-b5 not used GPIO-WAKEUP7 ST-b7 not used LWE# ST-b9 Flash / SRAM / DiskOnChip LOE# ST-b2 Flash / SRAM / DiskOnChip LTS# ST-b23 not used LACK# ST-b25 not used TEST_SEL ST-b27 not used PCICLK ST-b52 DiskOnChip Datei: MPX52-A.doc Archivierung: 5 EW38MA-AA Page of MicroSys Electronics GmbH
11 Local Bus ST-Connector Pin out: Location: c52 ST c a52 ST a d52 ST d b52 ST b c52 ST2 c a52 ST2 a d52 ST2 d b52 ST2 b AD8 a2 a GND not connected b2 b GND AD9 a4 a3 GND not connected b4 b3 GND AD a6 a5 AD not connected b6 b5 not connected AD a8 a7 AD not connected b8 b7 not connected AD2 a a9 AD2 not connected b b9 not connected AD3 a2 a AD3 not connected b2 b not connected AD4 a4 a3 AD4 not connected b4 b3 not connected AD5 a6 a5 AD5 not connected b6 b5 LALE GND a8 a7 AD6 CS# b8 b7 GPIO-WAKEUP7 GND a2 a9 AD7 CS# b2 b9 LWE# AD24 a22 a2 AD6 CS2# b22 b2 LOE# AD25 a24 a23 AD7 CS3# b24 b23 LTS# AD26 a26 a25 AD8 CS4# b26 b25 LACK# AD27 a28 a27 AD9 CS5# b28 b27 TEST-SEL AD28 a3 a29 AD2 not connected b3 b29 not connected AD29 a32 a3 AD2 GND b32 b3 not connected AD3 a34 a33 AD22 GND b34 b33 ATA-IOR# AD3 a36 a35 AD23 ATA-IOCHRDY b36 b35 ATA-IOW# ATA-ISOLATE a38 a37 GND not connected b38 b37 not connected ATA-DRQ a4 a39 GND A-GNT# b4 b39 A-REQ# ATA-DACK# a42 a4 ATA-INTRQ not connected b42 b4 not connected not connected a44 a43 not connected not connected b44 b43 not connected not connected a46 a45 not connected not connected b46 b45 not connected not connected a48 a47 not connected not connected b48 b47 not connected GND a5 a49 not connected A-RST b5 b49 GND GND a52 a5 not connected A-PCICLK b52 b5 GND Datei: MPX52-A.doc Archivierung: 5 EW38MA-AA Page of MicroSys Electronics GmbH
12 PCI-Interface: The MPX52 offers a simple 32bit PCI interface located on connector ST-D. The according clock and the two arbiter signals are located on the connector ST-B. All PCI relevant signals of the MPC52B are available as external connections. PCI-Bus Clock Configuration: MPC52B Signal Destination Function PCICLK- ST2-b52 Reference clock for local bus & PCI PCI Bus ST-Connector Pin out: Location: c52 ST c a52 ST a d52 ST d b52 ST b c52 ST2 c a52 ST2 a d52 ST2 d b52 ST2 b Datei: MPX52-A.doc Archivierung: 5 EW38MA-AA Page 2 of MicroSys Electronics GmbH
13 PCI Bus ST-Connector Pin out: not connected a38 a37 GND not connected b38 b37 not connected not connected a4 a39 GND A-GNT b4 b39 A-REQ not connected a42 a4 not connected not connected b42 b4 not connected not connected a44 a43 not connected not connected b44 b43 not connected not connected a46 a45 not connected not connected b46 b45 not connected not connected a48 a47 not connected not connected b48 b47 not connected GND a5 a49 not connected not connected b5 b49 GND GND a52 a5 not connected A-PCICLK b52 b5 GND not connected c2 c GND A-AD8 d2 d GND not connected c4 c3 GND A-AD9 d4 d3 GND not connected c6 c5 not connected A-AD d6 d5 A-AD not connected c8 c7 not connected A-AD d8 d7 A-AD not connected c c9 not connected A-AD2 d d9 A-AD2 not connected c2 c not connected A-AD3 d2 d A-AD3 not connected c4 c3 not connected A-AD4 d4 d3 A-AD4 not connected c6 c5 not connected A-AD5 d6 d5 A-AD5 GND c8 c7 not connected GND d8 d7 A-AD6 GND c2 c9 not connected GND d2 d9 A-AD7 not connected c22 c2 not connected A-CBE d22 d2 A-CBE not connected c24 c23 not connected A-DVSL d24 d23 A-FRME not connected c26 c25 not connected A-PERR d26 d25 A-IRDY not connected c28 c27 not connected A-SERR d28 d27 A-TRDY not connected c3 c29 not connected A-PAR d3 d29 A-STOP not connected c32 c3 not connected A-CBE3 d32 d3 A-CBE2 not connected c34 c33 GND A-AD24 d34 d33 GND not connected c36 c35 GND A-AD25 d36 d35 GND not connected c38 c37 not connected A-AD26 d38 d37 A-AD6 not connected c4 c39 not connected A-AD27 d4 d39 A-AD7 not connected c42 c4 not connected A-AD28 d42 d4 A-AD8 not connected c44 c43 not connected A-AD29 d44 d43 A-AD9 not connected c46 c45 not connected A-AD3 d46 d45 A-AD2 not connected c48 c47 not connected A-AD3 d48 d47 A-AD2 GND c5 c49 not connected GND d5 d49 A-AD22 GND c52 c5 not connected GND d52 d5 A-AD23 all shaded PCI signals are tied to high by kohm pullup resistors. Datei: MPX52-A.doc Archivierung: 5 EW38MA-AA Page 3 of MicroSys Electronics GmbH
14 MII Interface ST2-Connector Pin out: Location: c52 ST c a52 ST a d52 ST d b52 ST b c52 ST2 c a52 ST2 a d52 ST2 d b52 ST2 b not connected a2 a GND EXT-CCLK b2 b GND ETH- a4 a3 GND not connected b4 b3 GND ETH-2 a6 a5 ETH- not connected b6 b5 not connected ETH-4 a8 a7 ETH-3 not connected b8 b7 not connected ETH-2 a a9 not connected not connected b b9 not connected ETH-4 a2 a ETH-3 not connected b2 b not connected ETH-9 a4 a3 ETH-5 not connected b4 b3 not connected ETH-7 a6 a5 ETH-8 not connected b6 b5 not connected not connected a8 a7 not connected not connected b8 b7 not connected not connected a2 a9 not connected not connected b2 b9 not connected not connected a22 a2 ETH-5 not connected b22 b2 not connected not connected a24 a23 not connected not connected b24 b23 not connected ETH-6 a26 a25 not connected not connected b26 b25 not connected ETH- a28 a27 ETH- not connected b28 b27 not connected GND a3 a29 ETH-6 GND b3 b29 not connected GND a32 a3 ETH-7 GND b32 b3 PRST# not connected a34 a33 JTMS not connected b34 b33 TIMER- TEST-SEL a36 a35 JTDI not connected b36 b35 TIMER- KRST# a38 a37 JTDO not connected b38 b37 TIMER-2 HRST# a4 a39 JTCK not connected b4 b39 TIMER-3 SRST# a42 a4 JTRST# not connected b42 b4 TIMER-4 IRQ3# a44 a43 IRQ# not connected b44 b43 TIMER-5 not connected a46 a45 IRQ# GPIO-WAKEUP6 b46 b45 TIMER-6 not connected a48 a47 IRQ2# GPIO-WAKEUP7 b48 b47 TIMER-7 not connected a5 a49 GND CS-WDOG# b5 b49 GND not connected a52 a5 GND not connected b5 b52 GND Datei: MPX52-A.doc Archivierung: 5 EW38MA-AA Page 4 of MicroSys Electronics GmbH
15 USB & PSC Interface ST2-Connector Pin out: Location: c52 ST c a52 ST a d52 ST d b52 ST b c52 ST2 c a52 ST2 a d52 ST2 d b52 ST2 b VEE Core c2 c GND USB- d2 d GND VFF RAM c4 c3 GND USB- d4 d3 GND not connected c6 c5 not connected USB-2 d6 d5 PSC3- not connected c8 c7 not connected USB-3 d8 d7 PSC3- not connected c c9 not connected USB-4 d d9 PSC3-2 not connected c2 c not connected USB-5 d2 d PSC3-3 not connected c4 c3 not connected USB-6 d4 d3 PSC3-4 not connected c6 c5 not connected USB-7 d6 d5 PSC3-5 not connected c8 c7 not connected USB-8 d8 d7 PSC3-6 not connected c2 c9 not connected USB-9 d2 d9 PSC3-7 not connected c22 c2 not connected GND d22 d2 PSC3-8 not connected c24 c23 not connected GND d24 d23 PSC3-9 not connected c26 c25 not connected not connected d26 d25 not connected not connected c28 c27 not connected not connected d28 d27 not connected not connected c3 c29 not connected not connected d3 d29 not connected not connected c32 c3 not connected not connected d32 d3 not connected not connected c34 c33 not connected PSC- d34 d33 I2C- GND c36 c35 GND PSC- d36 d35 I2C- GND c38 c37 GND PSC-2 d38 d37 I2C-3 CSE c4 c39 STDBY PSC-3 d4 d39 I2C-2 VDD c42 c4 VDD PSC-4 d42 d4 PSC6- VDD c44 c43 VDD PSC2- d44 d43 PSC6- VDD c46 c45 VDD PSC2- d46 d45 PSC6-2 VDD c48 c47 VDD PSC2-2 d48 d47 PSC6-3 VDD c5 c49 VDD PSC2-3 d5 d49 GND VDD c52 c5 VDD PSC2-4 d52 d5 GND Datei: MPX52-A.doc Archivierung: 5 EW38MA-AA Page 5 of MicroSys Electronics GmbH
16 DDR SDRAM Memory: The DDR SDRAM memory of the MPX52 consists of two 6bit wide devices with a total capacity of 64MByte, and is accessed via the MCS# select line of the MPC52B processor. The used DRAM types have an organization of 3 row and column addresses and the four chip internal banks are accessed via the MBA and MBA signals. Memory-Bus Pin Configuration: MPC52B Signal MDQ(32:) DQM(3:) MDQS(3:) MBA(:) MA(2:) MCAS# MRAS# MWE# MCS# MCS#/GPIO-WAKEUP6 MCKE MCLK / MCLK# DDR-SDRAM Function Data Bus Data Mask Data Strobe Bank Select Address-Bus Column Address Row Address Write Enable Chip Select not used Clock Enable DRAM Clock Datei: MPX52-A.doc Archivierung: 5 EW38MA-AA Page 6 of MicroSys Electronics GmbH
17 Flash Memory The flash memory of the MPX52 consists of a single device and works in the 8 bit nonmultiplexed mode with 24 address lines. The used device S29GL28MFF from SPANSION is controlled via the select line CS#, the LOE# line and the LWE# line by the local bus of the MPC52B. It can be disabled by setting the LCSE# line on connector ST2- c4 to high. The flash device is reset by power-up or key-reset. It is not affected by a cpu initiated reset. The RDY/BSY line of the device can not be detected by the cpu. Datei: MPX52-A.doc Archivierung: 5 EW38MA-AA Page 7 of MicroSys Electronics GmbH
18 Chip--Select-Start-Address-Register MSB name description value selection HEX Bit Rsrvd Bit Rsrvd reserved Bit 2 Rsrvd Bit 3 Rsrvd Bit 4 Rsrvd Bit 5 Rsrvd reserved Bit 6 Rsrvd Bit 7 Rsrvd Bit 8 Rsrvd Bit 9 Rsrvd reserved Bit Rsrvd Bit Rsrvd Bit 2 Rsrvd Bit 3 Rsrvd reserved Bit 4 Rsrvd Bit 5 Rsrvd Bit 6 SA start address bit MSB Bit 7 SA start address Bit 8 SA F Bit 9 SA Bit 2 SA Bit 2 SA start address Bit 22 SA C Bit 23 SA Bit 24 SA Bit 25 SA start address Bit 26 SA Bit 27 SA Bit 28 SA Bit 29 SA start address Bit 3 SA Bit 3 SA start address bit LSB LSB name description value selection HEX Datei: MPX52-A.doc Archivierung: 5 EW38MA-AA Page 8 of MicroSys Electronics GmbH
19 Chip--Select-End-Address-Register MSB name description value selection HEX Bit Rsrvd Bit Rsrvd reserved Bit 2 Rsrvd Bit 3 Rsrvd Bit 4 Rsrvd Bit 5 Rsrvd reserved Bit 6 Rsrvd Bit 7 Rsrvd Bit 8 Rsrvd Bit 9 Rsrvd reserved Bit Rsrvd Bit Rsrvd Bit 2 Rsrvd Bit 3 Rsrvd reserved Bit 4 Rsrvd Bit 5 Rsrvd Bit 6 EA end address bit MSB Bit 7 EA end address Bit 8 EA F Bit 9 EA Bit 2 EA Bit 2 EA end address Bit 22 EA C Bit 23 EA Bit 24 EA Bit 25 EA end address Bit 26 EA F Bit 27 EA Bit 28 EA Bit 29 EA end address Bit 3 EA F Bit 3 EA end address bit LSB LSB name description value selection HEX Datei: MPX52-A.doc Archivierung: 5 EW38MA-AA Page 9 of MicroSys Electronics GmbH
20 Chip-Select-Configuration-Register- MSB name description value selection HEX Bit WP Bit WP WaitP Bit 2 WP Bit 3 WP Bit 4 WP Bit 5 WP WaitP Bit 6 WP Bit 7 WP Bit 8 WX Bit 9 WX WaitX Bit WX Bit WX Bit 2 WX Bit 3 WX WaitX Bit 4 WX (2+2)*CLK=2ns 2 Bit 5 WX Bit 6 MX multiplexed mode Bit 7 Rsrvd reserved, must be Bit 8 AA acknowledge active 7 Bit 9 CE CS pin enable Bit 2 AS Address size Bit 2 AS 24 Bit Bit 22 DS Data size Bit 23 DS 8 Bit 8 Bit 24 Bank msb bank bit for AD26 Bit 25 Bank lsb bank bit for AD25 Bit 26 WTyp waitstate type WaitX for R & W Bit 27 WTyp waitstate type Bit 28 WS write swap bit no swap Bit 29 RS read swap bit no swap Bit 3 WO write only write allowed Bit 3 RO read only read allowed LSB name description value selection HEX Datei: MPX52-A.doc Archivierung: 5 EW38MA-AA Page 2 of MicroSys Electronics GmbH
21 SRAM: The static RAM of the MPX52 consists of two devices and works in the 8 bit nonmultiplexed mode with 24 address lines. The used devices are controlled via the select line CS#, the LOE# and the LWE# line by the local bus of the MPC52B. The data contents of the SRAM devices is protected by a local gold capacitor, which is also used to keep the onboard RTC running during short power down periods. SRAM Pin Configuration: MPC52B Signal Function SRAM Signal AD3-AD24 Data-Bus D-D7 AD3-AD24 Data-Bus D8-D5 via CS# + AD2 + logic Chip Select CE LWE# Write Enable WE LOE# Read Enable OE via AD + logic Byte Enable LB/UB AD-AD9 Address-Bus A-A8 Datei: MPX52-A.doc Archivierung: 5 EW38MA-AA Page 2 of MicroSys Electronics GmbH
22 Chip--Select-Start-Address-Register MSB name description value selection HEX Bit Rsrvd Bit Rsrvd reserved Bit 2 Rsrvd Bit 3 Rsrvd Bit 4 Rsrvd Bit 5 Rsrvd reserved Bit 6 Rsrvd Bit 7 Rsrvd Bit 8 Rsrvd Bit 9 Rsrvd reserved Bit Rsrvd Bit Rsrvd Bit 2 Rsrvd Bit 3 Rsrvd reserved Bit 4 Rsrvd Bit 5 Rsrvd Bit 6 SA start address bit MSB Bit 7 SA start address Bit 8 SA F Bit 9 SA Bit 2 SA Bit 2 SA start address Bit 22 SA Bit 23 SA Bit 24 SA Bit 25 SA start address Bit 26 SA Bit 27 SA Bit 28 SA Bit 29 SA start address Bit 3 SA Bit 3 SA start address bit LSB LSB name description value selection HEX Datei: MPX52-A.doc Archivierung: 5 EW38MA-AA Page 22 of MicroSys Electronics GmbH
23 Chip--Select-End-Address-Register MSB name description value selection HEX Bit Rsrvd Bit Rsrvd reserved Bit 2 Rsrvd Bit 3 Rsrvd Bit 4 Rsrvd Bit 5 Rsrvd reserved Bit 6 Rsrvd Bit 7 Rsrvd Bit 8 Rsrvd Bit 9 Rsrvd reserved Bit Rsrvd Bit Rsrvd Bit 2 Rsrvd Bit 3 Rsrvd reserved Bit 4 Rsrvd Bit 5 Rsrvd Bit 6 EA end address bit MSB Bit 7 EA end address Bit 8 EA F Bit 9 EA Bit 2 EA Bit 2 EA end address Bit 22 EA Bit 23 EA Bit 24 EA Bit 25 EA end address Bit 26 EA Bit 27 EA Bit 28 EA Bit 29 EA end address Bit 3 EA F Bit 3 EA end address bit LSB LSB name description value selection HEX Datei: MPX52-A.doc Archivierung: 5 EW38MA-AA Page 23 of MicroSys Electronics GmbH
24 Chip-Select-Configuration-Register- MSB name description value selection HEX Bit WP Bit WP WaitP Bit 2 WP Bit 3 WP Bit 4 WP Bit 5 WP WaitP Bit 6 WP Bit 7 WP Bit 8 WX Bit 9 WX WaitX Bit WX Bit WX Bit 2 WX Bit 3 WX WaitX Bit 4 WX Bit 5 WX (2+)*CLK=9ns Bit 6 MX multiplexed mode Bit 7 Rsrvd reserved, must be Bit 8 AA acknowledge active 7 Bit 9 CE CS pin enable Bit 2 AS Address size Bit 2 AS 24 Bit Bit 22 DS Data size Bit 23 DS 8 Bit 8 Bit 24 Bank msb bank bit for AD26 Bit 25 Bank lsb bank bit for AD25 Bit 26 WTyp waitstate type WaitX for R & W Bit 27 WTyp waitstate type Bit 28 WS write swap bit no swap Bit 29 RS read swap bit no swap Bit 3 WO write only write allowed Bit 3 RO read only read allowed LSB name description value selection HEX Datei: MPX52-A.doc Archivierung: 5 EW38MA-AA Page 24 of MicroSys Electronics GmbH
25 DiskOnChip: There is a DiskOnChip device onboard of the MPX52. It consists of a single device and works in the 8 bit non-multiplexed mode with 24 address lines. The used device MD8832- dg-v3xp from M-SYSTEMS is controlled via select line CS2#,, the LOE# and the LWE# line by the local bus of the MPC52B. Optional the IRQ line of the device can be connected to IRQ3# via soldering link R8. DiskOnChip Pin Configuration: MPC52B Signal Function DiskOnChip Signal Data-Bus not connected AD3 AD24 Data-Bus D7 - D LCS2# Chip Select CE LWE# Write Enable WE LOE# Read Enable OE PCICLK Clock CLK AD2-AD Address-Bus A-A2 IRQ3# Interrupt IRQ connected to IRQ3# via R8 HRST# Reset RST --- not used DRQ tied to high --- not used DBSY tied to high --- not used LCK tied to high bit mode CFG tied to low --- single chip ID tied to low --- non-mux-mode ID tied to low Datei: MPX52-A.doc Archivierung: 5 EW38MA-AA Page 25 of MicroSys Electronics GmbH
26 Chip-2-Select-Start-Address-Register MSB name description value selection HEX Bit Rsrvd Bit Rsrvd reserved Bit 2 Rsrvd Bit 3 Rsrvd Bit 4 Rsrvd Bit 5 Rsrvd reserved Bit 6 Rsrvd Bit 7 Rsrvd Bit 8 Rsrvd Bit 9 Rsrvd reserved Bit Rsrvd Bit Rsrvd Bit 2 Rsrvd Bit 3 Rsrvd reserved Bit 4 Rsrvd Bit 5 Rsrvd Bit 6 SA start address bit MSB Bit 7 SA start address Bit 8 SA E Bit 9 SA Bit 2 SA Bit 2 SA start address Bit 22 SA Bit 23 SA Bit 24 SA Bit 25 SA start address Bit 26 SA Bit 27 SA Bit 28 SA Bit 29 SA start address Bit 3 SA Bit 3 SA start address bit LSB LSB name description value selection HEX Datei: MPX52-A.doc Archivierung: 5 EW38MA-AA Page 26 of MicroSys Electronics GmbH
27 Chip-2-Select-End-Address-Register MSB name description value selection HEX Bit Rsrvd Bit Rsrvd reserved Bit 2 Rsrvd Bit 3 Rsrvd Bit 4 Rsrvd Bit 5 Rsrvd reserved Bit 6 Rsrvd Bit 7 Rsrvd Bit 8 Rsrvd Bit 9 Rsrvd reserved Bit Rsrvd Bit Rsrvd Bit 2 Rsrvd Bit 3 Rsrvd reserved Bit 4 Rsrvd Bit 5 Rsrvd Bit 6 EA end address bit MSB Bit 7 EA end address Bit 8 EA E Bit 9 EA Bit 2 EA Bit 2 EA end address Bit 22 EA Bit 23 EA Bit 24 EA Bit 25 EA end address Bit 26 EA Bit 27 EA Bit 28 EA Bit 29 EA end address Bit 3 EA F Bit 3 EA end address bit LSB LSB name description value selection HEX Datei: MPX52-A.doc Archivierung: 5 EW38MA-AA Page 27 of MicroSys Electronics GmbH
28 Chip-Select-Configuration-Register-2 MSB name description value selection HEX Bit WP Bit WP WaitP Bit 2 WP Bit 3 WP Bit 4 WP Bit 5 WP WaitP Bit 6 WP Bit 7 WP Bit 8 WX Bit 9 WX WaitX Bit WX Bit WX Bit 2 WX Bit 3 WX WaitX Bit 4 WX (2+2)*CLK=2ns 2 Bit 5 WX Bit 6 MX multiplexed mode Bit 7 Rsrvd reserved, must be Bit 8 AA acknowledge active 7 Bit 9 CE CS pin enable Bit 2 AS Address size Bit 2 AS 24 Bit Bit 22 DS Data size Bit 23 DS 8 Bit 8 Bit 24 Bank msb bank bit for AD26 Bit 25 Bank lsb bank bit for AD25 Bit 26 WTyp waitstate type WaitX for R & W Bit 27 WTyp waitstate type Bit 28 WS write swap bit no swap Bit 29 RS read swap bit no swap Bit 3 WO write only write allowed Bit 3 RO read only read allowed LSB name description value selection HEX Datei: MPX52-A.doc Archivierung: 5 EW38MA-AA Page 28 of MicroSys Electronics GmbH
29 I2C EEPROM: EEPROM I2C Access Address: Device: Hex: binary I 2 C address read/write AT24C28 A6/A7 / The AT24C28 uses a two 8 bit address words following the shown device address for data access. The write protect function of the Atmel EEPROM device is disabled. Real Time Clock PCF8563T: RTC I2C Access Address: Device: Hex: binary I 2 C address read/write PCF8563T A2/A3 / The PCF8563T uses an 8 bit address word following the shown device address for register and data access. The interrupt line of the RTC is not connected. Datei: MPX52-A.doc Archivierung: 5 EW38MA-AA Page 29 of MicroSys Electronics GmbH
30 RTC Address Map: bit oriented registers address register name D7 D6 D5 D4 D3 D2 D D $ Control/Status TEST STOP TEST C $ Control/Status 2 TI/TP AF TF AIE TIE $D CLKOUT frequency FE FD FD $E Timer control TE TD TD $F Timer countdown value <timer countdown value> BCD formated registers address register name D7 D6 D5 D4 D3 D2 D D BCD format tens nibble BCD format units nibble $2 Seconds VL <seconds to 59 coded in BCD> $3 Minutes -- <minutes to 59 coded in BCD> $4 Hours <hours to 23 coded in BCD> $5 Days <days to 3 coded in BCD> $6 Weekdays <weekday to 6> $7 Month/Century C <month to 2 coded in BCD> $8 Years <years to 99 coded in BCD> $9 Minute alarm AE <minute alarm to 59 coded in BCD> $A Hour alarm AE -- <hour alarm to 23 coded in BCD> $B Day alarm AE -- <day alarm to 3 coded in BCD> $C Weekday alarm AE <weekday alarm to 6> Datei: MPX52-A.doc Archivierung: 5 EW38MA-AA Page 3 of MicroSys Electronics GmbH
31 Data Retention The primary data retention is performed by a local gold capacitor. Additional backup power can be supplied via signal STDBY on connector ST2-c39. The external supply voltage must not exceed 3.3V. The RTC PCF8563T works with a minimum supply voltage of. volts, while the SRAM devices needs at least.5 volts for data retention. The CLKOUT and timer of the PCF8563T should be disabled to reduce power consumption. Capacitor Backup Time 3,5 3, 2,5 2, Volt,5,,5, Stunden Datei: MPX52-A.doc Archivierung: 5 EW38MA-AA Page 3 of MicroSys Electronics GmbH
32 Appendices Datei: MPX52-A.doc Archivierung: 5 EW38MA-AA Page 32 of MicroSys Electronics GmbH
33 Layout Component Side Datei: MPX52-A.doc Archivierung: 5 EW38MA-AA Page 33 of MicroSys Electronics GmbH
34 Layout Solder Side Datei: MPX52-A.doc Archivierung: 5 EW38MA-AA Page 34 of MicroSys Electronics GmbH
35 Physical Dimensions (Top View) Datei: MPX52-A.doc Archivierung: 5 EW38MA-AA Page 35 of MicroSys Electronics GmbH
36 Schematics MPX52 (please contact MicroSys) MicroSys Datei: MPX52-A.doc Archivierung: 5 EW38MA-AA Page 36 of MicroSys Electronics GmbH
DS12887. Real Time Clock FEATURES PIN ASSIGNMENT PIN DESCRIPTION
DS12887 Real Time Clock FEATURES Drop in replacement for IBM AT computer clock/ calendar Pin compatible with the MC146818B and DS1287 Totally nonvolatile with over 10 years of operation in the absence
More informationDS12885, DS12885Q, DS12885T. Real Time Clock FEATURES PIN ASSIGNMENT
DS12885, DS12885Q, DS12885T Real Time Clock FEATURES Drop in replacement for IBM AT computer clock/calendar Pin configuration closely matches MC146818B and DS1285 Counts seconds, minutes, hours, days,
More informationApplication Note, V2.2.1, July 2003 AP24001. OCDS Level 1 JTAG Connector. 16-Bit & 32-Bit Microcontrollers. AI Microcontrollers. Never stop thinking.
Application Note, V2.2., July 2003 AP2400 OCDS Level JTAG Connector 6-Bit & 32-Bit Microcontrollers AI Microcontrollers Never stop thinking. OCDS Level JTAG Connector Revision History: 2003-07 V2.2. Previous
More information8-Bit Flash Microcontroller for Smart Cards. AT89SCXXXXA Summary. Features. Description. Complete datasheet available under NDA
Features Compatible with MCS-51 products On-chip Flash Program Memory Endurance: 1,000 Write/Erase Cycles On-chip EEPROM Data Memory Endurance: 100,000 Write/Erase Cycles 512 x 8-bit RAM ISO 7816 I/O Port
More informationThermostat Application Module Kit
Thermostat Application Module Kit PUG0040-00 Product User Guide Kit Contents Overview Thermostat Application Module CD-ROM: Software Examples and Documentation The Thermostat Application Module provides
More informationIntroducing AVR Dragon
Introducing AVR Dragon ' Front Side Back Side With the AVR Dragon, Atmel has set a new standard for low cost development tools. AVR Dragon supports all programming modes for the Atmel AVR device family.
More informationnanoetxexpress Specification Revision 1.0 Figure 1 nanoetxexpress board nanoetxexpress 26.02.2009 Specification Rev 1.
nanoetxexpress Specification Revision 1.0 Figure 1 nanoetxexpress board Specification Rev 1.0 Page 1 of 12 Contents Figure 1 nanoetxexpress board...1 1. Introduction...3 2. Module Configuration...4 3.
More informationTURBO PROGRAMMER USB, MMC, SIM DEVELOPMENT KIT
TURBO PROGRAMMER USB, MMC, SIM DEVELOPMENT KIT HARDWARE GUIDE This document is part of Turbo Programmer documentation. For Developer Documentation, Applications and Examples, see http:/// PRELIMINARY (C)
More informationA N. O N Output/Input-output connection
Memory Types Two basic types: ROM: Read-only memory RAM: Read-Write memory Four commonly used memories: ROM Flash, EEPROM Static RAM (SRAM) Dynamic RAM (DRAM), SDRAM, RAMBUS, DDR RAM Generic pin configuration:
More informationDesign of a High Speed Communications Link Using Field Programmable Gate Arrays
Customer-Authored Application Note AC103 Design of a High Speed Communications Link Using Field Programmable Gate Arrays Amy Lovelace, Technical Staff Engineer Alcatel Network Systems Introduction A communication
More informationDS1386/DS1386P RAMified Watchdog Timekeeper
DS1386/DS1386P RAMified Watchdog Timekeeper www.maxim-ic.com GENERAL DESCRIPTION The DS1386 is a nonvolatile static RAM with a full-function real-time clock (RTC), alarm, watchdog timer, and interval timer
More informationProducts. CM-i586 Highlights. Página Web 1 de 5. file://c:\documents and Settings\Daniel\Os meus documentos\humanoid\material_o...
Página Web 1 de 5 The Home of the World's Best Computer-On-Module's Products Computer- On-Module's CM-X270 CM-X255 CM-iGLX CM-F82 CM-i686M CM-i686B CM-iVCF CM-i886 CM-i586 PC/104+ & ATX boards SBC-X270
More informationMemory Module Specifications KVR667D2D4F5/4G. 4GB 512M x 72-Bit PC2-5300 CL5 ECC 240-Pin FBDIMM DESCRIPTION SPECIFICATIONS
Memory Module Specifications KVR667DD4F5/4G 4GB 5M x 7-Bit PC-5300 CL5 ECC 40- FBDIMM DESCRIPTION This document describes s 4GB (5M x 7-bit) PC-5300 CL5 SDRAM (Synchronous DRAM) fully buffered ECC dual
More informationFairchild Solutions for 133MHz Buffered Memory Modules
AN-5009 Fairchild Semiconductor Application Note April 1999 Revised December 2000 Fairchild Solutions for 133MHz Buffered Memory Modules Fairchild Semiconductor provides several products that are compatible
More informationDS1220Y 16k Nonvolatile SRAM
19-5579; Rev 10/10 NOT RECOENDED FOR NEW DESIGNS 16k Nonvolatile SRAM www.maxim-ic.com FEATURES 10 years minimum data retention in the absence of external power Data is automatically protected during power
More informationHD61202U. (Dot Matrix Liquid Crystal GraphicDisplay Column Driver)
HD622U (Dot Matrix Liquid Crystal GraphicDisplay Column Driver) Description HD622U is a column (segment) driver for dot matrix liquid crystal graphic display systems. It stores the display data transferred
More informationM68EVB908QL4 Development Board for Motorola MC68HC908QL4
M68EVB908QL4 Development Board for Motorola MC68HC908QL4! Axiom Manufacturing 2813 Industrial Lane Garland, TX 75041 Email: Sales@axman.com Web: http://www.axman.com! CONTENTS CAUTIONARY NOTES...3 TERMINOLOGY...3
More informationUMBC. ISA is the oldest of all these and today s computers still have a ISA bus interface. in form of an ISA slot (connection) on the main board.
Bus Interfaces Different types of buses: ISA (Industry Standard Architecture) EISA (Extended ISA) VESA (Video Electronics Standards Association, VL Bus) PCI (Periheral Component Interconnect) USB (Universal
More informationMPC603/MPC604 Evaluation System
nc. MPC105EVB/D (Motorola Order Number) 7/94 Advance Information MPC603/MPC604 Evaluation System Big Bend Technical Summary This document describes an evaluation system that demonstrates the capabilities
More informationMAX II ISP Update with I/O Control & Register Data Retention
MAX II ISP Update with I/O Control & Register Data Retention March 2006, ver 1.0 Application Note 410 Introduction MAX II devices support the real-time in-system mability (ISP) feature that allows you
More informationTechnical Note. Micron NAND Flash Controller via Xilinx Spartan -3 FPGA. Overview. TN-29-06: NAND Flash Controller on Spartan-3 Overview
Technical Note TN-29-06: NAND Flash Controller on Spartan-3 Overview Micron NAND Flash Controller via Xilinx Spartan -3 FPGA Overview As mobile product capabilities continue to expand, so does the demand
More informationAN2586 Application note
AN2586 Application note STM32F10xxx hardware development: getting started Introduction This application note is intended for system designers who require a hardware implementation overview of the development
More informationDS1220Y 16k Nonvolatile SRAM
Not Recommended for New Design DS122Y 16k Nonvolatile SRAM www.maxim-ic.com FEATURES years minimum data retention in the absence of external power Data is automatically protected during power loss Directly
More informationGR2DR4B-EXXX/YYY/LP 1GB & 2GB DDR2 REGISTERED DIMMs (LOW PROFILE)
GENERAL DESCRIPTION The Gigaram is a 128M/256M bit x 72 DDDR2 SDRAM high density JEDEC standard ECC Registered memory module. The Gigaram consists of eighteen CMOS 128MX4 DDR2 for 1GB and thirty-six CMOS
More informationVoice Dialer Speech Recognition Dialing IC
Speech Recognition Dialing IC Speaker Dependent IC for Voice Dialing Applications GENERAL DESCRIPTION The IC, from the Interactive Speech family of products, is an application specific standard product
More informationDP8570A DP8570A Timer Clock Peripheral (TCP)
DP8570A DP8570A Timer Clock Peripheral (TCP) Literature Number: SNAS557 DP8570A Timer Clock Peripheral (TCP) General Description The DP8570A is intended for use in microprocessor based systems where information
More informationMVME162P2. VME Embedded Controller with Two IP Slots
MVME162P2 VME Embedded Controller with Two IP Slots [Advantages] [Details] [Specifications] [Ordering Info] [.pdf version ] 25 MHz MC68040 with floating point coprocessor or 25 MHz MC68LC040 High-performance
More information_ v1.0. EVB-56x Evaluation & Development Kit for Motorola PowerPC MPC56x Microcontrollers USERS MANUAL. isystem, February 2003 1/8.
_ v1.0 USERS MANUAL EVB-56x Evaluation & Development Kit for Motorola PowerPC MPC56x Microcontrollers EVB-563 EVB-565 Ordering code ITMPC563 ITMPC565 Copyright 2003 isystem, GmbH. All rights reserved.
More informationUSB - FPGA MODULE (PRELIMINARY)
DLP-HS-FPGA LEAD-FREE USB - FPGA MODULE (PRELIMINARY) APPLICATIONS: - Rapid Prototyping - Educational Tool - Industrial / Process Control - Data Acquisition / Processing - Embedded Processor FEATURES:
More informationFEATURES DESCRIPTION. PT6321 Fluorescent Display Tube Controller Driver
Fluorescent Display Tube Controller Driver DESCRIPTION The PT6321 is a dot matrix fluorescent display tube controller driver IC which displays characters, numerics and symbols. Dot matrix fluorescent display
More informationByte Ordering of Multibyte Data Items
Byte Ordering of Multibyte Data Items Most Significant Byte (MSB) Least Significant Byte (LSB) Big Endian Byte Addresses +0 +1 +2 +3 +4 +5 +6 +7 VALUE (8-byte) Least Significant Byte (LSB) Most Significant
More informationLCD MODULE DEM 128064B FGH-PW
DISPLAY Elektronik GmbH LCD MODULE DEM 128064B FGHPW Version : 2.1.1 30.09.2008 GENERAL SPECIFICATION MODULE NO. : DEM 128064B FGHPW VERSION NO. CHANGE DESCRIPTION DATE 0 ORIGINAL VERSION 27.11.2006 1
More informationInterfacing Of PIC 18F252 Microcontroller with Real Time Clock via I2C Protocol
RESEARCH ARTICLE OPEN ACCESS Interfacing Of PIC 18F252 Microcontroller with Real Time Clock via I2C Protocol Arnab G. Samanta (Electronics Design technology (EDT) department, R.C.O.E.M, RTM Nagpur University,
More informationic-mq EVAL MQ1D EVALUATION BOARD DESCRIPTION
Rev A3, Page 1/7 ORDERING INFORMATION Type Order Designation Description and Options Evaluation Board ic-mq EVAL MQ1D ic-mq Evaluation Board ready to operate, accessible through GUI via PC adapter Software
More informationWICE-SPI Hardware Operation Manual
Contents 1.Hardware Instruction...1 2. Pin Definition Of WICE-SPI Connector...2 3. Peripheral Circuit Arrangements...3 4. On-Board Programming...4 5. Off-Line Programming...8 1.Hardware Instruction 1.WICE-SPI
More informationST19NP18-TPM-I2C. Trusted Platform Module (TPM) with I²C Interface. Features
Trusted Platform Module (TPM) with I²C Interface Data brief Features Single-chip Trusted Platform Module (TPM) Embedded TPM 1.2 firmware I²C communication interface (Slave mode) Architecture based on ST19N
More informationWeb Site: www.parallax.com Forums: forums.parallax.com Sales: sales@parallax.com Technical: support@parallax.com
Web Site: www.parallax.com Forums: forums.parallax.com Sales: sales@parallax.com Technical: support@parallax.com Office: (916) 624-8333 Fax: (916) 624-8003 Sales: (888) 512-1024 Tech Support: (888) 997-8267
More informationUSBSPYDER08 Discovery Kit for Freescale MC9RS08KA, MC9S08QD and MC9S08QG Microcontrollers User s Manual
USBSPYDER08 Discovery Kit for Freescale MC9RS08KA, MC9S08QD and MC9S08QG Microcontrollers User s Manual Copyright 2007 SofTec Microsystems DC01197 We want your feedback! SofTec Microsystems is always on
More informationNTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter
NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter Description: The NTE2053 is a CMOS 8 bit successive approximation Analog to Digital converter in a 20 Lead DIP type package which uses a differential
More informationPCAN-MicroMod Universal I/O Module with CAN Interface. User Manual. Document version 2.1.0 (2014-01-16)
PCAN-MicroMod Universal I/O Module with CAN Interface User Manual Document version 2.1.0 (2014-01-16) Products taken into account Product Name Part number Model PCAN-MicroMod IPEH-002080 with firmware
More informationReal Time Clock USB Evaluation Board V3.0
Real Time Clock USB Evaluation Board V.0 Application Note February 9, 008 RTC EVB Intersil RTC Devices Supported Introduction This evaluation board provides a platform for testing Intersil Real Time Clock
More informationMCF54418 NAND Flash Controller
Freescale Semiconductor Application Note Document Number: AN4348 Rev. 0, 09/2011 MCF54418 NAND Flash Controller by: Liew Tsi Chung Applications Engineer 1 Introduction The ColdFire MCF5441x family is the
More informationDS18B20 Programmable Resolution 1-Wire Digital Thermometer
www.dalsemi.com FEATURES Unique 1-Wire interface requires only one port pin for communication Multidrop capability simplifies distributed temperature sensing applications Requires no external components
More informationPACKAGE OUTLINE DALLAS DS2434 DS2434 GND. PR 35 PACKAGE See Mech. Drawings Section
PRELIMINARY DS2434 Battery Identification Chip FEATURES Provides unique ID number to battery packs PACKAGE OUTLINE Eliminates thermistors by sensing battery temperature on chip DALLAS DS2434 1 2 3 256
More informationW25Q80, W25Q16, W25Q32 8M-BIT, 16M-BIT AND 32M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
8M-BIT, 16M-BIT AND 32M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI - 1 - Preliminary - Revision B Table of Contents 1. GENERAL DESCRIPTION... 5 2. FEATURES... 5 3. PIN CONFIGURATION SOIC 208-MIL...
More informationThe following is a summary of the key features of the ARM Injector:
Intended Use The ARM Injector is an indispensable tool for engineers who work with JTAG enabled target systems based on an ARM processor core with Debug and EmbeddedICE capability. The ARM Injector provides
More informationChapter 5 :: Memory and Logic Arrays
Chapter 5 :: Memory and Logic Arrays Digital Design and Computer Architecture David Money Harris and Sarah L. Harris Copyright 2007 Elsevier 5- ROM Storage Copyright 2007 Elsevier 5- ROM Logic Data
More informationEEPROM PROGRAMMING FOR PCIe UARTs
EEPROM PROGRAMMING FOR PCIe UARTs 1.0 INTRODUCTION Exar s PCIe family of UARTs provides an interface to an Electrically Erasable Programmable Read Only Memory (EEPROM). The EEPROM is for storing information
More informationTable 1 SDR to DDR Quick Reference
TECHNICAL NOTE TN-6-05 GENERAL DDR SDRAM FUNCTIONALITY INTRODUCTION The migration from single rate synchronous DRAM (SDR) to double rate synchronous DRAM (DDR) memory is upon us. Although there are many
More informationChapter 5 Real time clock by John Leung
Chapter 5 Real time clock 5.1 Philips PCF8563 Real time clock (RTC) Philips PCF8563 (U5) is an I 2 C compatible real time clock (RTC). Alternatively, this chip can be replaced by a software module like
More informationDK40 Datasheet & Hardware manual Version 2
DK40 Datasheet & Hardware manual Version 2 IPC@CHIP DK40 Evaluation module Beck IPC GmbH http://www.bcl.de page 1 of 11 Table of contents Table of contents... 2 Basic description... 3 Characteristics...
More informationMX PIC24F Educational Module User Manual
MX PIC24F Educational Module User Manual Revision History Date Description Initial release. Table of Contents 1. Introduction... 3 1.1. Package Contents... 3 1.2. Key Hardware Features... 4 2. Hardware
More informationMemory Basics. SRAM/DRAM Basics
Memory Basics RAM: Random Access Memory historically defined as memory array with individual bit access refers to memory with both Read and Write capabilities ROM: Read Only Memory no capabilities for
More informationDS1307ZN. 64 x 8 Serial Real-Time Clock
DS137 64 x 8 Serial Real-Time Clock www.maxim-ic.com FEATURES Real-time clock (RTC) counts seconds, minutes, hours, date of the month, month, day of the week, and year with leap-year compensation valid
More informationACR880 GPRS Portable Smart Card Terminal
ACR880 GPRS Portable Smart Card Terminal Technical Specifications Subject to change without prior notice Table of Contents 1.0. Introduction... 3 2.0. Features... 4 3.0. Supported Card Types... 5 3.1.
More informationDS1225Y 64k Nonvolatile SRAM
DS1225Y 64k Nonvolatile SRAM www.maxim-ic.com FEATURES years minimum data retention in the absence of external power Data is automatically protected during power loss Directly replaces 2k x 8 volatile
More informationICS9148-32. Pentium/Pro TM System Clock Chip. Integrated Circuit Systems, Inc. General Description. Pin Configuration.
Integrated Circuit Systems, Inc. ICS948-32 Pentium/Pro TM System Clock Chip General Description The ICS948-32 is a Clock Synthesizer chip for Pentium and PentiumPro CPU based Desktop/Notebook systems that
More informationRAM & ROM Based Digital Design. ECE 152A Winter 2012
RAM & ROM Based Digital Design ECE 152A Winter 212 Reading Assignment Brown and Vranesic 1 Digital System Design 1.1 Building Block Circuits 1.1.3 Static Random Access Memory (SRAM) 1.1.4 SRAM Blocks in
More informationwww.jameco.com 1-800-831-4242
Distributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. www.maxim-ic.com FEATURES 10 years minimum data retention in the absence
More informationTechnical Note. Initialization Sequence for DDR SDRAM. Introduction. Initializing DDR SDRAM
TN-46-8: Initialization Sequence for DDR SDRAM Introduction Technical Note Initialization Sequence for DDR SDRAM Introduction The double data rate DDR synchronous dynamic random access memory SDRAM device
More informationMARTECH SPI Tools. MARTECH SPI Tools User Manual v1.0. User Manual
MARTECH SPI Tools v1.0 Contents 1. Basic informations about the product...3 1.1 Memory types supported by SPI Tool...3 2. Main features and application possibilities...4 2.1 Technical Support activation...4
More informationMAX5417L Evaluation Kit/Evaluation System
19-3733; Rev 0; 6/05 MAX5417L Evaluation Kit/Evaluation System General Description The MAX5417L evaluation system (EV system) consists of a MAX5417L evaluation kit (EV kit) and a companion command module
More informationFeatures. DDR3 Unbuffered DIMM Spec Sheet
Features DDR3 functionality and operations supported as defined in the component data sheet 240-pin, unbuffered dual in-line memory module (UDIMM) Fast data transfer rates: PC3-8500, PC3-10600, PC3-12800
More informationETEC 2301 Programmable Logic Devices. Chapter 10 Counters. Shawnee State University Department of Industrial and Engineering Technologies
ETEC 2301 Programmable Logic Devices Chapter 10 Counters Shawnee State University Department of Industrial and Engineering Technologies Copyright 2007 by Janna B. Gallaher Asynchronous Counter Operation
More informationAUTOMATIC NIGHT LAMP WITH MORNING ALARM USING MICROPROCESSOR
AUTOMATIC NIGHT LAMP WITH MORNING ALARM USING MICROPROCESSOR INTRODUCTION This Project "Automatic Night Lamp with Morning Alarm" was developed using Microprocessor. It is the Heart of the system. The sensors
More informationADQYF1A08. DDR2-1066G(CL6) 240-Pin O.C. U-DIMM 1GB (128M x 64-bits)
General Description ADQYF1A08 DDR2-1066G(CL6) 240-Pin O.C. U-DIMM 1GB (128M x 64-bits) The ADATA s ADQYF1A08 is a 128Mx64 bits 1GB DDR2-1066(CL6) SDRAM over clocking memory module, The SPD is programmed
More informationMemory unit. 2 k words. n bits per word
9- k address lines Read n data input lines Memory unit 2 k words n bits per word n data output lines 24 Pearson Education, Inc M Morris Mano & Charles R Kime 9-2 Memory address Binary Decimal Memory contents
More informationFreescale Semiconductor, Inc. Product Brief Integrated Portable System Processor DragonBall ΤΜ
nc. Order this document by MC68328/D Microprocessor and Memory Technologies Group MC68328 MC68328V Product Brief Integrated Portable System Processor DragonBall ΤΜ As the portable consumer market grows
More informationDS9490R/DS9490B USB to 1-Wire/iButton Adapters
9-488; Rev 6/ FEATURES High-Speed Mbps Universal Serial Bus (USB) Interface Supports Standard and Overdrive -Wire Communication Slew-Rate-Controlled -Wire Timing and Active Pullup for Improved -Wire Network
More informationChapter 9 Semiconductor Memories. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan
Chapter 9 Semiconductor Memories Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Advanced Reliable Systems (ARES) Lab. Jin-Fu Li, EE, NCU 2 Outline Introduction
More informationUSB-Blaster Download Cable User Guide
USB-Blaster Download Cable User Guide Subscribe UG-USB81204 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 Contents Introduction to USB-Blaster Download Cable...1-1 USB-Blaster Revision...1-1
More informationIDT79RC32134 RISCore 32300 TM Family System Controller Chip User Reference Manual
IDT79RC32134 RISCore 32300 TM Family System Controller Chip User Reference Manual May 2001 2975 Stender Way, Santa Clara, California 95054 Telephone: (800) 345-7015 TWX: 910-338-2070 FAX: (408) 492-8674
More informationThe modular concept of the MPA-3 system is designed to enable easy accommodation to a huge variety of experimental requirements.
HARDWARE DESCRIPTION The modular concept of the MPA-3 system is designed to enable easy accommodation to a huge variety of experimental requirements. BASE MODULE GO LINE Digital I/O 8 Analog Out AUX 1
More informationHardware and Layout Design Considerations for DDR4 SDRAM Memory Interfaces
Freescale Semiconductor Document Number: AN5097 Application Note Rev. 0, 04/2015 Hardware and Layout Design Considerations for DDR4 SDRAM Memory Interfaces 1 About this document This document provides
More informationHT1632C 32 8 &24 16 LED Driver
328 &216 LED Driver Features Operating voltage: 2.V~5.5V Multiple LED display 32 ROW /8 COM and 2 ROW & 16 COM Integrated display RAM select 32 ROW & 8 COM for 6 display RAM, or select 2 ROW & 16 COM for
More informationDDR3 SDRAM UDIMM MT8JTF12864A 1GB MT8JTF25664A 2GB
DDR3 SDRAM UDIMM MT8JTF12864A 1GB MT8JTF25664A 2GB 1GB, 2GB (x64, SR) 240-Pin DDR3 SDRAM UDIMM Features For component data sheets, refer to Micron s Web site: www.micron.com Features DDR3 functionality
More informationTable 1: Address Table
DDR SDRAM DIMM D32PB12C 512MB D32PB1GJ 1GB For the latest data sheet, please visit the Super Talent Electronics web site: www.supertalentmemory.com Features 184-pin, dual in-line memory module (DIMM) Fast
More informationEMERGING DISPLAY CUSTOMER ACCEPTANCE SPECIFICATIONS 16290(LED TYPES) EXAMINED BY : FILE NO. CAS-10251 ISSUE : JUL.03,2001 TOTAL PAGE : 7
EXAMINED BY : FILE NO. CAS-10251 EMERGING DISPLAY ISSUE : JUL.03,2001 APPROVED BY: TECHNOLOGIES CORPORATION TOTAL PAGE : 7 VERSION : 1 CUSTOMER ACCEPTANCE SPECIFICATIONS MODEL NO. : 16290(LED TYPES) FOR
More informationComputer Architecture
Computer Architecture Slide Sets WS 2013/2014 Prof. Dr. Uwe Brinkschulte M.Sc. Benjamin Betting Part 11 Memory Management Computer Architecture Part 11 page 1 of 44 Prof. Dr. Uwe Brinkschulte, M.Sc. Benjamin
More informationThe Programming Interface
: In-System Programming Features Program any AVR MCU In-System Reprogram both data Flash and parameter EEPROM memories Eliminate sockets Simple -wire SPI programming interface Introduction In-System programming
More informationGTS-4E Hardware User Manual. Version: V1.1.0 Date: 2013-12-04
GTS-4E Hardware User Manual Version: V1.1.0 Date: 2013-12-04 Confidential Material This document contains information highly confidential to Fibocom Wireless Inc. (Fibocom). Fibocom offers this information
More informationCommand Processor for MPSSE and MCU Host Bus Emulation Modes
Future Technology Devices International Ltd. Application Note AN_108 Command Processor for MPSSE and MCU Host Bus Emulation Modes Document Reference No.: FT_000109 Version 1.5 Issue Date: 2011-09-09 This
More informationVon der Hardware zur Software in FPGAs mit Embedded Prozessoren. Alexander Hahn Senior Field Application Engineer Lattice Semiconductor
Von der Hardware zur Software in FPGAs mit Embedded Prozessoren Alexander Hahn Senior Field Application Engineer Lattice Semiconductor AGENDA Overview Mico32 Embedded Processor Development Tool Chain HW/SW
More information1-Mbit (128K x 8) Static RAM
1-Mbit (128K x 8) Static RAM Features Pin- and function-compatible with CY7C109B/CY7C1009B High speed t AA = 10 ns Low active power I CC = 80 ma @ 10 ns Low CMOS standby power I SB2 = 3 ma 2.0V Data Retention
More informationExtended Boundary Scan Test breaching the analog ban. Marcel Swinnen, teamleader test engineering
Extended Boundary Scan Test breaching the analog ban Marcel Swinnen, teamleader test engineering 11-11-2014 2 zero-defect quality impossible to produce zero-defect boards early involvement services (Design
More informationHardware Specifications of V2AF Series Hybrid Card Reader
B (1/ 14) Hardware Specifications of V2AF Series Hybrid Card Reader Rev. A Sep. 28, 1999 Rev. B Feb. 22, 2000 Card Business Promotion Division OMRON Corporation 1999 All Rights Reserved O M R O N B (2/
More information+Denotes lead-free and RoHS-compliant. C5 C10, C17, C18
19-0623; Rev 1; 3/08 Maxim MINIQUSB User Guide General Description The Maxim command module (MINIQUSB) receives commands from a PC through the USB to create an SPI or SMBus /I 2 C-compatible interface.
More informationAN 223: PCI-to-DDR SDRAM Reference Design
AN 223: PCI-to-DDR SDRAM Reference Design May 2003, ver. 1.0 Application Note 223 Introduction The Altera PCI-to-DDR SDRAM reference design, which you can download to the Stratix PCI development board,
More informationICOP-6050F Embedded 386SX PC/104 CPU Module User s Manual (Version1.1)
ICOP-6050F Embedded 386SX PC/104 CPU Module User s Manual (Version1.1) Copyright Notice This document is copyrighted, 2003 by ICOP Technology Inc. All rights are reserved. The information in the manual
More informationSemiconductor Device Technology for Implementing System Solutions: Memory Modules
Hitachi Review Vol. 47 (1998), No. 4 141 Semiconductor Device Technology for Implementing System Solutions: Memory Modules Toshio Sugano Atsushi Hiraishi Shin ichi Ikenaga ABSTRACT: New technology is producing
More informationare un-buffered 200-Pin Double Data Rate (DDR) Synchronous DRAM Small Outline Dual In-Line Memory Module (SO-DIMM). All devices
PC2700 200 pin Unbuffered DDR SO-DIMM Based on DDR333 512Mb bit B Die device Features 200-Pin Small Outline Dual In-Line Memory Module (SO-DIMM) Unbuffered DDR SO-DIMM based on 110nm 512M bit die B device,
More informationTire pressure monitoring
Application Note AN601 Tire pressure monitoring 1 Purpose This document is intended to give hints on how to use the Intersema pressure sensors in a low cost tire pressure monitoring system (TPMS). 2 Introduction
More informationAllows the user to protect against inadvertent write operations. Device select and address bytes are Acknowledged Data Bytes are not Acknowledged
Write Protect CAT24WCxxx I 2 C Serial EEPROMs. Allows the user to protect against inadvertent write operations. WP = V CC : Write Protected Device select and address bytes are Acknowledged Data Bytes are
More informationEMERGING DISPLAY CUSTOMER ACCEPTANCE SPECIFICATIONS 16400(LED TYPES) EXAMINED BY : FILE NO. CAS-10068 ISSUE : JAN.19,2000 TOTAL PAGE : 7 APPROVED BY:
EXAMINED BY : FILE NO. CAS-10068 APPROVED BY: EMERGING DISPLAY TECHNOLOGIES CORPORATION ISSUE : JAN.19,2000 TOTAL PAGE : 7 VERSION : 3 CUSTOMER ACCEPTANCE SPECIFICATIONS MODEL NO. : 16400(LED TYPES) FOR
More informationOpen Architecture Design for GPS Applications Yves Théroux, BAE Systems Canada
Open Architecture Design for GPS Applications Yves Théroux, BAE Systems Canada BIOGRAPHY Yves Théroux, a Project Engineer with BAE Systems Canada (BSC) has eight years of experience in the design, qualification,
More informationApplication Note 132. Introduction. Voice Video and Data Communications using a 2-Port Switch and Generic Bus Interface KSZ8842-16MQL/MVL
Application Note 132 Voice Video and Data Communications using a 2-Port Switch and Generic Bus Interface KSZ42-16MQL/MVL Introduction The IP-Telephony market is booming, due to the ease of use of the technology
More informationUser Manual. AS-Interface Programmer
AS-Interface Programmer Notice: RESTRICTIONS THE ZMD AS-INTERFACE PROGRAMMER HARDWARE AND ZMD AS-INTERFACE PROGRAMMER SOFTWARE IS DESIGNED FOR IC EVALUATION, LABORATORY SETUP AND MODULE DEVELOPMENT ONLY.
More informationWireless Temperature
Wireless Temperature connected freedom and Humidity Sensor Using TELRAN Application note TZ1053AN-06 Oct 2011 Abstract Dr. C. Uche This application note describes the complete system design (hardware and
More informationMeasurement and Analysis Introduction of ISO7816 (Smart Card)
Measurement and Analysis Introduction of ISO7816 (Smart Card) ISO 7816 is an international standard related to electronic identification cards with contacts, especially smart cards, managed jointly by
More informationComputer Architecture
Computer Architecture Random Access Memory Technologies 2015. április 2. Budapest Gábor Horváth associate professor BUTE Dept. Of Networked Systems and Services ghorvath@hit.bme.hu 2 Storing data Possible
More information