MM74HC14 Hex Inverting Schmitt Trigger

Similar documents
MM74HC273 Octal D-Type Flip-Flops with Clear

MM74HC174 Hex D-Type Flip-Flops with Clear

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

MM74HC4538 Dual Retriggerable Monostable Multivibrator

CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate

74AC139 74ACT139 Dual 1-of-4 Decoder/Demultiplexer

DM74LS05 Hex Inverters with Open-Collector Outputs

CD4043BC CD4044BC Quad 3-STATE NOR R/S Latches Quad 3-STATE NAND R/S Latches

CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate

DM74LS151 1-of-8 Line Data Selector/Multiplexer

74VHC574 Octal D-Type Flip-Flop with 3-STATE Outputs

DM74LS157 DM74LS158 Quad 2-Line to 1-Line Data Selectors/Multiplexers

DM74LS00 Quad 2-Input NAND Gate

74AC138 74ACT138 1-of-8 Decoder/Demultiplexer

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

CD4013BC Dual D-Type Flip-Flop

CD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset

DM74LS153 Dual 1-of-4 Line Data Selectors/Multiplexers

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

74AC191 Up/Down Counter with Preset and Ripple Clock

CD4013BC Dual D-Type Flip-Flop

74F74 Dual D-Type Positive Edge-Triggered Flip-Flop

DM7474 Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs

DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control

DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs

DM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock

DM74LS169A Synchronous 4-Bit Up/Down Binary Counter

DM74LS47 BCD to 7-Segment Decoder/Driver with Open-Collector Outputs

INTEGRATED CIRCUITS. 74LVC08A Quad 2-input AND gate. Product specification IC24 Data Handbook Jun 30

MM74C74 Dual D-Type Flip-Flop

DM74121 One-Shot with Clear and Complementary Outputs

.LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M74HC154 4 TO 16 LINE DECODER/DEMULTIPLEXER. HIGH SPEED tpd = 15 ns (TYP.) at VCC =5V

DM74157 Quad 2-Line to 1-Line Data Selectors/Multiplexers

74F675A 16-Bit Serial-In, Serial/Parallel-Out Shift Register

MM54C150 MM74C Line to 1-Line Multiplexer

CD4008BM CD4008BC 4-Bit Full Adder

CD4040BC, 12-Stage Ripple Carry Binary Counters CD4060BC, 14-Stage Ripple Carry Binary Counters

CD4093BM CD4093BC Quad 2-Input NAND Schmitt Trigger

HCF4081B QUAD 2 INPUT AND GATE

DM Segment Decoder/Driver/Latch with Constant Current Source Outputs


74VHC112 Dual J-K Flip-Flops with Preset and Clear

74LVX132 Low Voltage Quad 2-Input NAND Schmitt Trigger

HCF4070B QUAD EXCLUSIVE OR GATE

MC14001B Series. B Suffix Series CMOS Gates MC14001B, MC14011B, MC14023B, MC14025B, MC14071B, MC14073B, MC14081B, MC14082B

CD4027BM CD4027BC Dual J-K Master Slave Flip-Flop with Set and Reset

4-bit binary full adder with fast carry CIN + (A1 + B1) + 2(A2 + B2) + 4(A3 + B3) + 8(A4 + B4) = = S1 + 2S2 + 4S3 + 8S4 + 16COUT

74LS193 Synchronous 4-Bit Binary Counter with Dual Clock

. HIGH SPEED .LOW POWER DISSIPATION .COMPATIBLE WITH TTL OUTPUTS M54HCT27 M74HCT27 TRIPLE 3-INPUT NOR GATE. tpd = 9 ns (TYP.

HCF4001B QUAD 2-INPUT NOR GATE

MC74HC132A. Quad 2-Input NAND Gate with Schmitt-Trigger Inputs. High Performance Silicon Gate CMOS

HCF4010B HEX BUFFER/CONVERTER (NON INVERTING)

DM54LS260 DM74LS260 Dual 5-Input NOR Gate

54157 DM54157 DM74157 Quad 2-Line to 1-Line Data Selectors Multiplexers

74HC32; 74HCT General description. 2. Features and benefits. Quad 2-input OR gate

Quad 2-Line to 1-Line Data Selectors Multiplexers

5485 DM5485 DM Bit Magnitude Comparators

74HCU General description. 2. Features and benefits. 3. Ordering information. Hex unbuffered inverter

HCF4056B BCD TO 7 SEGMENT DECODER /DRIVER WITH STROBED LATCH FUNCTION

MC14008B. 4-Bit Full Adder

74HC02; 74HCT General description. 2. Features and benefits. Ordering information. Quad 2-input NOR gate

3-input EXCLUSIVE-OR gate. The 74LVC1G386 provides a 3-input EXCLUSIVE-OR function.

74HC123; 74HCT123. Dual retriggerable monostable multivibrator with reset

HCC/HCF4032B HCC/HCF4038B

74HC154; 74HCT to-16 line decoder/demultiplexer

HCF4028B BCD TO DECIMAL DECODER

74HC138; 74HCT to-8 line decoder/demultiplexer; inverting

74HC238; 74HCT to-8 line decoder/demultiplexer

74HC377; 74HCT General description. 2. Features and benefits. 3. Ordering information

MC74AC138, MC74ACT of-8 Decoder/Demultiplexer

Features. Instruction. Decoder Control Logic, And Clock Generators. Address Compare amd Write Enable. Protect Register V PP.

74HC175; 74HCT175. Quad D-type flip-flop with reset; positive-edge trigger

Description. Table 1. Device summary. Order code Temperature range Package Packaging Marking

MADR TR. Single Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. V1. Functional Schematic. Features.

HEF4011B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Quad 2-input NAND gate

MADR TR. Quad Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. 4. Functional Schematic. Features.

High-Speed, Low r ON, SPST Analog Switch (1-Bit Bus Switch)

74HC165; 74HCT bit parallel-in/serial out shift register

Low-power configurable multiple function gate

DG2302. High-Speed, Low r ON, SPST Analog Switch. Vishay Siliconix. (1-Bit Bus Switch with Level-Shifter) RoHS* COMPLIANT DESCRIPTION FEATURES

74HC595; 74HCT General description. 2. Features and benefits. 3. Applications

74HC4040; 74HCT stage binary ripple counter

1 TO 4 CLOCK BUFFER ICS551. Description. Features. Block Diagram DATASHEET

8-bit binary counter with output register; 3-state

Description. Table 1. Device summary. Order code Temperature range Package Packing Marking

CD4511BM CD4511BC BCD-to-7 Segment Latch Decoder Driver

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state

74HC107; 74HCT107. Dual JK flip-flop with reset; negative-edge trigger

74HC2G02; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input NOR gate

5495A DM Bit Parallel Access Shift Registers

HIGH SPEED-10 MBit/s LOGIC GATE OPTOCOUPLERS

DM74LS373/DM74LS374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

3-to-8 line decoder, demultiplexer with address latches

74HC393; 74HCT393. Dual 4-bit binary ripple counter

DM74184 DM74185A BCD-to-Binary and Binary-to-BCD Converters

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

The 74LVC1G11 provides a single 3-input AND gate.

Quad 2-input NAND Schmitt trigger

74HC74; 74HCT General description. 2. Features and benefits. 3. Ordering information

Transcription:

MM74HC14 Hex Inverting Schmitt Trigger General Description The MM74HC14 utilizes advanced silicon-gate CMOS technology to achieve the low power dissipation and high noise immunity of standard CMOS, as well as the capability to drive 10 LS-TTL loads. The 74HC logic family is functionally and pinout compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to V CC and ground. Ordering Code: Features September 1983 Revised May 2005 Typical propagation delay: 13 ns Wide power supply range: 2 6V Low quiescent current: 20 PA maximum (74HC Series) Low input current: 1 PA maximum Fanout of 10 LS-TTL loads Typical hysteresis voltage: 0.9V at V CC 4.5V Order Number Package Number Package Description MM74HC14M M14A 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow MM74HC14MX_NL M14A Pb-Free 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow MM74HC14SJ M14D Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide MM74HC14MTC MTC14 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide MM74HC14MTCX_NL MTC14 Pb-Free 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide MM74HC14N N14A 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide MM74HC14N_NL N14A Pb-Free 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Devices also available in Tape and Reel. Specify by appending the suffix letter X to the ordering code. Pb-Free package per JEDEC J-STD-020B. MM74HC14 Hex Inverting Schmitt Trigger Connection Diagram Logic Diagram Pin Assignments for DIP, SOIC, SOP and TSSOP Top View 2005 Fairchild Semiconductor Corporation DS005105 www.fairchildsemi.com

MM74HC14 Absolute Maximum Ratings(Note 1) (Note 2) Supply Voltage (V CC ) 0.5 to 7.0V DC Input Voltage (V IN ) 1.5 to V CC 1.5V DC Output Voltage (V OUT ) 0.5 to V CC 0.5V Clamp Diode Current (I IK, I OK ) r20 ma DC Output Current, per pin (I OUT ) r25 ma DC V CC or GND Current, per pin (I CC ) r50 ma Storage Temperature Range (T STG ) 65qC to 150qC Power Dissipation (P D ) (Note 3) 600 mw S.O. Package only 500 mw Lead Temperature (T L ) (Soldering 10 seconds) 260qC Recommended Operating Conditions Min Max Units Supply Voltage (V CC ) 2 6 V DC Input or Output Voltage 0 V CC V (V IN, V OUT ) Operating Temperature Range (T A ) 55 125 qc Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur. Note 2: Unless otherwise specified all voltages are referenced to ground. Note 3: Power Dissipation temperature derating plastic N package: 12 mw/qc from 65qC to 85qC. DC Electrical Characteristics (Note 4) Symbol Parameter Conditions V CC T A 25qC T A 40 to 85qC T A 55 to 125qC Units Typ Guaranteed Limits V T Positive Going Minimum 2.0V 1.2 1.0 1.0 1.0 V Threshold Voltage 4.5V 2.7 2.0 2.0 2.0 V 6.0V 3.2 3.0 3.0 3.0 V Maximum 2.0V 1.2 1.5 1.5 1.5 V 4.5V 2.7 3.15 3.15 3.15 V 6.0V 3.2 4.2 4.2 4.2 V V T Negative Going Minimum 2.0V 0.7 0.3 0.3 0.3 V Threshold Voltage 4.5V 1.8 0.9 0.9 0.9 V 6.0V 2.2 1.2 1.2 1.2 V Maximum 2.0V 0.7 1.0 1.0 1.0 V 4.5V 1.8 2.2 2.2 2.2 V 6.0V 2.2 3.0 3.0 3.0 V V H Hysteresis Voltage Minimum 2.0V 0.5 0.2 0.2 0.2 V 4.5V 0.9 0.4 0.4 0.4 V 6.0V 1.0 0.5 0.5 0.5 V Maximum 2.0V 0.5 1.0 1.0 1.0 V 4.5V 0.9 1.4 1.4 1.4 V 6.0V 1.0 1.5 1.5 1.5 V V OH Minimum HIGH Level V IN V IL 2.0V 2.0 1.9 1.9 1.9 V Output Voltage I OUT 20 PA 4.5V 4.5 4.4 4.4 4.4 V 6.0V 6.0 5.9 5.9 5.9 V V IN V IL I OUT 4.0 ma 4.5V 4.2 3.98 3.84 3.7 V I OUT 5.2 ma 6.0V 5.7 5.48 5.34 5.2 V V OL Maximum LOW Level V IN V IH 2.0V 0 0.1 0.1 0.1 V Output Voltage I OUT 20 PA 4.5V 0 0.1 0.1 0.1 V 6.0V 0 0.1 0.1 0.1 V V IN V IH I OUT 4.0 ma 4.5V 0.2 0.26 0.33 0.4 V I OUT 5.2 ma 6.0V 0.2 0.26 0.33 0.4 V I IN Maximum Input Current V IN V CC or GND 6.0V r0.1 r1.0 r1.0 PA I CC Maximum Quiescent V IN V CC or GND 6.0V 2.0 20 40 PA Supply Current I OUT 0 PA Note 4: For a power supply of 5V r10% the worst case output voltages (V OH, and V OL ) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V IH and V IL occur at V CC 5.5V and 4.5V respectively. (The V IH value at 5.5V is 3.85V.) The worst case leakage current (I IN, I CC, and I OZ ) occur for CMOS at the higher voltage and so the 6.0V values should be used. www.fairchildsemi.com 2

AC Electrical Characteristics V CC 5V, T A 25qC, C L 15 pf, t r t f 6 ns Symbol Parameter Conditions Typ Guaranteed Limit Units t PHL, t PLH Maximum Propagation Delay 12 22 ns AC Electrical Characteristics V CC 2.0V to 6.0V, C L 50 pf, t r t f 6 ns (unless otherwise specified) MM74HC14 Symbol Parameter Conditions V CC T A 25qC T A 40 to 85qC T A 55 to 125qC Units Typ Guaranteed Limits t PHL, t PLH Maximum Propagation 2.0V 60 125 156 188 ns Delay 4.5V 13 25 31 38 ns 6.0V 11 21 26 32 ns t TLH, t THL Maximum Output Rise 2.0V 30 75 95 110 ns and Fall Time 4.5V 8 15 19 22 ns 6.0V 7 13 16 19 ns C PD Power Dissipation (per gate) 27 pf Capacitance (Note 5) C IN Maximum Input Capacitance 5 10 10 10 pf Note 5: C PD determines the no load dynamic power consumption, P D C PD V CC 2 f I CC V CC, and the no load dynamic current consumption, I S C PD V CC f I CC. Typical Performance Characteristics Input Threshold, V T, V T, vs Power Supply Voltage Propagation Delay vs Power Supply 3 www.fairchildsemi.com

MM74HC14 Typical Applications Low Power Oscillator Note: The equations assume t 1 t 2!! t pd0 t pd1 www.fairchildsemi.com 4

Physical Dimensions inches (millimeters) unless otherwise noted MM74HC14 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M14A 5 www.fairchildsemi.com

MM74HC14 Physical Dimensions inches (millimeters) unless otherwise noted (Continued) Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M14D www.fairchildsemi.com 6

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) MM74HC14 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC14 7 www.fairchildsemi.com

MM74HC14 Hex Inverting Schmitt Trigger Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. LIFE SUPPORT POLICY FAIRCHILD S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. www.fairchildsemi.com 8 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com