XRT6164 Digital Line Interface Transceiver

Similar documents
XR-T5683A PCM Line Interface Chip

XR-2206 Monolithic Function Generator

SP490/491 Full Duplex RS-485 Transceivers

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

+5 V Powered RS-232/RS-422 Transceiver AD7306

DM74LS157 DM74LS158 Quad 2-Line to 1-Line Data Selectors/Multiplexers

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

High-Speed, 5 V, 0.1 F CMOS RS-232 Drivers/Receivers ADM222/ADM232A/ADM242

DM Segment Decoder/Driver/Latch with Constant Current Source Outputs

DM74LS153 Dual 1-of-4 Line Data Selectors/Multiplexers

NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter

High-Speed, 5 V, 0.1 F CMOS RS-232 Driver/Receivers ADM202/ADM203

DS2187 Receive Line Interface

CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate

MM74HC273 Octal D-Type Flip-Flops with Clear

DM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock

DS2186. Transmit Line Interface FEATURES PIN ASSIGNMENT

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset

MM74HC4538 Dual Retriggerable Monostable Multivibrator

DM74LS151 1-of-8 Line Data Selector/Multiplexer

PS323. Precision, Single-Supply SPST Analog Switch. Features. Description. Block Diagram, Pin Configuration, and Truth Table. Applications PS323 PS323

DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control

MM74HC174 Hex D-Type Flip-Flops with Clear

DM7474 Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs

74LS193 Synchronous 4-Bit Binary Counter with Dual Clock

CD4013BC Dual D-Type Flip-Flop

DM74121 One-Shot with Clear and Complementary Outputs

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

LM1036 Dual DC Operated Tone/Volume/Balance Circuit

Programmable Single-/Dual-/Triple- Tone Gong SAE 800

TS555. Low-power single CMOS timer. Description. Features. The TS555 is a single CMOS timer with very low consumption:

High Common-Mode Rejection. Differential Line Receiver SSM2141. Fax: 781/ FUNCTIONAL BLOCK DIAGRAM FEATURES. High Common-Mode Rejection

DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs

MM74HC14 Hex Inverting Schmitt Trigger

Precision, Unity-Gain Differential Amplifier AMP03

CD4043BC CD4044BC Quad 3-STATE NOR R/S Latches Quad 3-STATE NAND R/S Latches

INTEGRATED CIRCUITS. 74F153 Dual 4-line to 1-line multiplexer. Product specification 1996 Jan 05 IC15 Data Handbook

4-bit binary full adder with fast carry CIN + (A1 + B1) + 2(A2 + B2) + 4(A3 + B3) + 8(A4 + B4) = = S1 + 2S2 + 4S3 + 8S4 + 16COUT

74F74 Dual D-Type Positive Edge-Triggered Flip-Flop

1 TO 4 CLOCK BUFFER ICS551. Description. Features. Block Diagram DATASHEET

74F257A Quad 2-line to 1-line selector/multiplexer, non-inverting (3-State)

MM74C74 Dual D-Type Flip-Flop

AP331A XX G - 7. Lead Free G : Green. Packaging (Note 2)

CD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop

ULN2801A, ULN2802A, ULN2803A, ULN2804A

TDA4605 CONTROL CIRCUIT FOR SWITCH MODE POWER SUPPLIES USING MOS TRANSISTORS

74F675A 16-Bit Serial-In, Serial/Parallel-Out Shift Register

INTEGRATED CIRCUITS. NE558 Quad timer. Product data Supersedes data of 2001 Aug Feb 14

INTEGRATED CIRCUITS. 74LVC08A Quad 2-input AND gate. Product specification IC24 Data Handbook Jun 30

DM74LS00 Quad 2-Input NAND Gate

5800 AND BiMOS II LATCHED DRIVERS UCN5800L UCN5800A

DM74LS05 Hex Inverters with Open-Collector Outputs

SPREAD SPECTRUM CLOCK GENERATOR. Features

TS321 Low Power Single Operational Amplifier

ICS514 LOCO PLL CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

LTC Channel Analog Multiplexer with Serial Interface U DESCRIPTIO

MM54C150 MM74C Line to 1-Line Multiplexer

DM74LS169A Synchronous 4-Bit Up/Down Binary Counter

CMOS Switched-Capacitor Voltage Converters ADM660/ADM8660

DM74LS47 BCD to 7-Segment Decoder/Driver with Open-Collector Outputs

74AC139 74ACT139 Dual 1-of-4 Decoder/Demultiplexer

CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate

Supply voltage Supervisor TL77xx Series. Author: Eilhard Haseloff

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION


High and Low Side Driver

MADR TR. Single Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. V1. Functional Schematic. Features.

Discontinued Product For Reference Only

Tone Ringer SL2410 LOGIC DIAGRAM PIN ASSIGNMENT SLS

How To Power A Power Supply On A Microprocessor (Mii) Or Microprocessor Power Supply (Miio) (Power Supply) (Microprocessor) (Miniio) Or Power Supply Power Control (Power) (Mio) Power Control

ULN2001, ULN2002 ULN2003, ULN2004

FX604. CML Semiconductor Products. V23 Compatible Modem. 1.0 Features. 1200/75 bits/sec Full Duplex V23 compatible Modem with:

Y.LIN ELECTRONICS CO.,LTD.

2003 THRU 2024 HIGH-VOLTAGE, HIGH-CURRENT DARLINGTON ARRAYS ABSOLUTE MAXIMUM RATINGS FEATURES

ICS379. Quad PLL with VCXO Quick Turn Clock. Description. Features. Block Diagram

DS1220Y 16k Nonvolatile SRAM

MC10SX1190. Fibre Channel Coaxial Cable Driver and Loop Resiliency Circuit

256K (32K x 8) Static RAM

Data Sheet. HFBR-0600Z Series SERCOS Fiber Optic Transmitters and Receivers

LM118/LM218/LM318 Operational Amplifiers

POWER-VOLTAGE MONITORING IC WITH WATCHDOG TIMER

High Speed, Low Power Dual Op Amp AD827

Features INVERTING. 0.6mA NONINVERTING INVERTING. 0.6mA NONINVERTING

Low Power, 3.3 V, RS-232 Line Drivers/Receivers ADM3202/ADM3222/ADM1385

Order code Temperature range Package Packaging

LM138 LM338 5-Amp Adjustable Regulators

MADR TR. Quad Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. 4. Functional Schematic. Features.

TLI4946. Datasheet TLI4946K, TLI4946-2K, TLI4946-2L. Sense and Control. May 2009

1 pc Charge Injection, 100 pa Leakage CMOS 5 V/5 V/3 V 4-Channel Multiplexer ADG604

Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches

Low-power configurable multiple function gate

DM74157 Quad 2-Line to 1-Line Data Selectors/Multiplexers

Baseband delay line QUICK REFERENCE DATA

Rail-to-Rail, High Output Current Amplifier AD8397

CS V/250 ma, 5.0 V/100 ma Micropower Low Dropout Regulator with ENABLE

5 V, 1 A H-Bridge Motor Driver

ICS SPREAD SPECTRUM CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET

SELF-OSCILLATING HALF-BRIDGE DRIVER

Features. Applications

.OPERATING SUPPLY VOLTAGE UP TO 46 V

Transcription:

Digital Line Interface Transceiver February 2007 FEATURES Single 5V Supply CCITT G.703 Compatible When Used With Either XR-T6165 or XR-T6166 Low Power TTL Compatible Digital Inputs and Outputs Links Remote Equipment at Distances up to 500 Meters Without Equalization Receive Data Comparator Threshold Storage Provides Ping-Pong Operation Capability Loss of Signal Alarm Dual Matched Driver Outputs APPLICATIONS Data Adaption Unit (DAU) General Purpose TTL Compatible Line Interface GENERAL DESCRIPTION The XRT6164 is a CMOS analog chip intended for general purpose line interface applications at bit rates up to 1.544Mbps (T1). It contains both receive and transmit circuitry in a 16-pin dual-in-line plastic package. The receiver is designed for short line applications having a cable loss up to 10dB measured at the half bit rate. The transmitter has open collector line driver outputs that are capable of handling up to 40mA. When used in conjunction with either XRT6165 or XRT6166, the chip set provides a 64Kbps codirectional interface as specified in CCITT G.703. ORDERING INFORMATION Operating Part No. Package Temperature Range XRT6164CP 16-Lead 300 Mil PDIP 0 C to +70 C XRT6164CD 16-Lead 300 Mil JEDEC SOIC 0 C to +70 C EXAR Corporation, 48720 Kato Road, Fremont, CA 94538 (510) 668-7000 FAX (510) 668-7017

Block DIagram PEAK CAP 14 Positive Data Comparator 12 S + R RX+I/P RX-I/P 16 1 Peak Detector Threshold Generator TTL Buffer 5 S - R TCM CON 15 TCM Control Negative Data Comparator TTL Buffer 3 RX ALARM TTL Buffer V CC A GNDA 13 4 Bias 2 I/P BIAS Open Collector Driver TX+I/P 11 10 TX + O/P TX-I/P 6 8 TX - O/P V CC D 9 Open Collector Driver GNDD 7 Figure 1. XRT6164 Block Diagram 2

PIN CONFIGURATION 16 Lead PDIP (0.300 ) 16 Lead SOIC (Jedec, 0.300 ) PIN DESCRIPTION Pin# Symbol Type Description 1 RX-I/P I Receiver Negative Bipolar Input. Line analog input. 2 I/P BIAS O Receive Input Bias. Connects to center tap of input transformer secondary winding. 3 RX ALARM O Loss of Signal Alarm. Active low. 4 GNDA Analog Ground. 5 S-R O Receive Negative Data Output. Output from negative bipolar input pulses (active low). 6 TX-I/P I Transmit Negative Input Data. Input for negative output driver (active high). 7 GNDD Digital Ground. 8 TX-O/P O Transmit Negative Output Driver. Open collector, drives output transformer primary. 9 V CC D +5V +/-5% Digital Supply. 10 TX+O/P O Transmit Positive Output Driver. Open collector, drives output transformer primary. 11 TX+I/P I Transmit Positive Input Data. Input for positive output driver (active high). 12 S+R O Receive Positive Data Output. Output from positive bipolar input pulses (active low). 13 V CC A +5V +/-5% Analog Supply. 14 PEAKCAP Peak Detector Capacitor. Stores peak detector voltage. 15 TCM CON I Time Compression Multiplex Control. When active, disconnects peak detector charge and discharge paths (active low). 16 RX+I/P I Receiver Positive Bipolar Input. Line analog input. 3

ELECTRICAL CHARACTERISTICS Test Conditions: V CC = 5V +/- 5%, T A = 25 C, Unless Otherwise Specified Parameters Min. Typ. Max. Units Conditions DC Electrical Characteristics Supply Voltage 4.75 5 5.25 V Analog Supply Current 4 8 ma Digital Supply Current 13 20 ma Receiver Input Signal 1 2.2 Vp Measured from Pins 1 or 16 with Respect to Pin 2 Dynamic Range 10 db Maximum Cable Loss Range Input Impedance 20 kω Measured Between Pins 1 and 16 Input Slicing Threshold 50 % Percent of Peak Input Signal Amplitude Input Bias Voltage 1.45 V Measured at Pin 2 Loss of Signal Alarm Threshold 150 mvp Measured from Pins 1 or 16 with Respect to Pin 2 Loss of Signal Alarm Level +/-1.5 d B Difference Between Alarm-on and Alarm-off Hysteresis Levels Peak Detector Leakage -80 μa Data Output Low 0.4 V Measured at Pins 5 or 12, I OUT = +1.6mA Data Output High 3.6 V Measured at Pins 5 or 12, I OUT = -40μA Alarm Output Low 0.4 V Measured at Pin 3; I OUT = +1.6mA Alarm Output High V CC - V Measured at Pin 3; I OUT = -40μA 0.5 TCM Input Low Voltage 0.8 V Measured at Pin 15; I IN Min = -500μA, I IN Max = +5μA Transmitter Input Low Voltage 0.8 V Measured at Pins 6, 11; I IN = -700μA Input High Voltage 2.2 V Measured at Pins 6, 11; I IN = +5μA Output Low Voltage 1 V Measured at Pins 8, 10; I OUT = -40mA Output Low Current 40 ma Measured at Pins 8, 10; V OUT = 1V Output Leakage Current -100 μa Measured at Pins 8, 10; V OUT = 10V Outputs in off state AC Electrical Characteristics Receiver Input Level 1 2.2 Vp Pin 1, 16 with Respect to Pin 2 1 Output Rise Time 50 ns Pins 5, 12; C L = 15pF, 10% to 90% Output Fall Time 50 ns Pins 5, 12; C L =15pF, 90% to 10% Notes: 1. Higher input voltages are possible if a resistive input attenuator is used. Bold face parameters are covered by production test and guaranteed over operating temperature range. 4

ELECTRICAL CHARACTERISTIC (CONT D) Parameters Min. Typ. Max. Units Conditions AC Electrical Characteristics (Cont d) Transmitter Output Rise Time 50 ns Pins 8, 10; R L = 130, C L = 15pF, 10% to 90% Output Fall Time 50 ns Pins 8, 10; R L = 130, C L = 15pF, 90% to 10% Rising Edge Delay 100 ns Pins 8, 10; R L = 130, C L = 15pF, 50% to 50% (I/P to O/P) Falling Edge Delay 100 ns Pins 8, 10; R L = 130, C L = 15pF, 50% to 50% (I/P to O/P) Notes: Bold face parameters are covered by production test and guaranteed over operating temperature range. Specifications are subject to change without notice ABSOLUTE MAXIMUM RATINGS Supply Voltage 20V.............................. Storage Temperature -65 C to +150 C............ Magnetic Supplier Information: Pulse Telecom Product Group P.O. Box 12235 San Diego, CA 92112 Tel. (619) 674-8100 Fax. (619) 674-8262 Transpower Technologies, Inc. 24 Highway 28, Suite 202 Crystal Bay, NV 89402 0187 Tel. (702) 831 0140 Fax. (702) 831 3521 5

SYSTEM DESCRIPTION The XRT6164 is a general purpose line interface chip that contains the receive and transmit circuitry necessary to convert TTL logic levels to a bipolar signal both to and from a twisted pair cable. Receiver The XRT6164 receiver section converts a balanced bipolar signal that has been attenuated and distorted by up to 10dB of twisted pair cable to active-low TTL compatible logic levels. The cable is transformer coupled to the receiver differential inputs (RX+IP, RX-IP) which are biased through the input transformer secondary winding by a voltage generated on-chip (I/P BIAS). The bipolar receive signal is applied to a peak detector, and to a pair of data comparators. The peak detector output voltage charges an external capacitor connected to PEAK CAP. This voltage generates a data comparator bias level that is approximately 50% of the peak input pulse amplitude. Thus, data slicing is automatically accomplished at the optimum level over the full cable loss range. TTL compatible output stages buffer the receiver digital outputs (S+R, S-R) and provide active low signals corresponding to received positive and negative input pulses. Loss of input signal is detected by a comparator that monitors input signal level. An active-low TTL compatible logic level (RX ALARM) indicates signal loss. Comparator hysteresis prevents chatter on this output. Ping-pong operation is made possible by the time compression multiplex control input (TCM CON). A logic 0 applied to this pin during transmission stores the peak detector output voltage by disconnecting the peak detector storage capacitor charge and discharge paths. Since the receive data comparator bias voltage is stored during transmit mode, it is immediately available when receive mode resumes. Transmitter The XRT6164 transmitter section contains two matched open collector output drivers that are capable of driving the line transformer directly with a current up to 40mA. The transmitter output drivers include diode clamps to ensure non-saturating operation. Transmitter digital inputs, which are active-high, are TTL compatible. External resistors are used between the transmitter outputs and the output transformer primary to set the output pulse amplitude. APPLICATION INFORMATION Figure 2 shows a general line driver application circuit using the XRT6164. This device converts bipolar transmit and receive signals in the 64Kbps to 1.544Mbps range to active-low TTL compatible logic levels. Bipolar signals that have been attenuated and distorted by twisted pair cable are transformer-coupled to the line side of the XRT6164 as shown on the left side of Figure 2. Suggested transformers for both the input and output applications are the Pulse types PE-65535 or TTI 7147 for 64Kbps use and the PE-65835 for 1.544Mbps applications. The right side of Figure 2 shows the TTL compatible digital inputs and outputs. Please refer to the pin description section of this data sheet for detailed information about each signal. 6

XRT6164 Figure 2. XRT6164 Line Driver Application 7

16 LEAD PLASTIC DUAL-IN-LINE (300 MIL PDIP) Rev. 1.00 INCHES MILLIMETERS SYMBOL MIN MAX MIN MAX A 0.145 0.210 3.68 5.33 A1 0.015 0.070 0.38 1.78 A 2 0.115 0.195 2.92 4.95 B 0.014 0.024 0.36 0.56 B 1 0.030 0.070 0.76 1.78 C 0.008 0.014 0.20 0.38 D 0.745 0.840 18.92 21.34 E 0.300 0.325 7.62 8.26 E 1 0.240 0.280 6.10 7.11 e 0.100 BSC 2.54 BSC e A 0.300 BSC 7.62 BSC e B 0.310 0.430 7.87 10.92 L 0.115 0.160 2.92 4.06 α 0 15 0 15 Note: The control dimension is the inch column 8

16 LEAD SMALL OUTLINE (300 MIL JEDEC SOIC) Rev. 1.00 INCHES MILLIMETERS SYMBOL MIN MAX MIN MAX A 0.093 0.104 2.35 2.65 A 1 0.004 0.012 0.10 0.30 B 0.013 0.020 0.33 0.51 C 0.009 0.013 0.23 0.32 D 0.398 0.413 10.10 10.50 E 0.291 0.299 7.40 7.60 e 0.050 BSC 1.27 BSC H 0.394 0.419 10.00 10.65 L 0.016 0.050 0.40 1.27 α 0 8 0 8 Note: The control dimension is the millimeter column 9

NOTICE EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user s specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies. EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances. Copyright 2007 EXAR Corporation Datasheet February 2007 Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited. 10