74AC14 74ACT14 Hex Inverter with Schmitt Trigger Input

Similar documents
74AC139 74ACT139 Dual 1-of-4 Decoder/Demultiplexer

74AC138 74ACT138 1-of-8 Decoder/Demultiplexer

MM74HC14 Hex Inverting Schmitt Trigger

74AC191 Up/Down Counter with Preset and Ripple Clock

MM74HC273 Octal D-Type Flip-Flops with Clear

MM74HC174 Hex D-Type Flip-Flops with Clear

DM74LS05 Hex Inverters with Open-Collector Outputs

DM74LS00 Quad 2-Input NAND Gate

CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate

DM74LS151 1-of-8 Line Data Selector/Multiplexer

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

DM74LS157 DM74LS158 Quad 2-Line to 1-Line Data Selectors/Multiplexers

74VHC574 Octal D-Type Flip-Flop with 3-STATE Outputs

CD4043BC CD4044BC Quad 3-STATE NOR R/S Latches Quad 3-STATE NAND R/S Latches

74F74 Dual D-Type Positive Edge-Triggered Flip-Flop

CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate

MM74HC4538 Dual Retriggerable Monostable Multivibrator

CD4013BC Dual D-Type Flip-Flop

DM74LS153 Dual 1-of-4 Line Data Selectors/Multiplexers

DM7474 Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs

CD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

CD4013BC Dual D-Type Flip-Flop

DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs

DM74LS47 BCD to 7-Segment Decoder/Driver with Open-Collector Outputs

DM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock

DM74LS169A Synchronous 4-Bit Up/Down Binary Counter

DM74121 One-Shot with Clear and Complementary Outputs

74F675A 16-Bit Serial-In, Serial/Parallel-Out Shift Register

74LVX132 Low Voltage Quad 2-Input NAND Schmitt Trigger

MM74C74 Dual D-Type Flip-Flop

DM Segment Decoder/Driver/Latch with Constant Current Source Outputs


INTEGRATED CIRCUITS. 74LVC08A Quad 2-input AND gate. Product specification IC24 Data Handbook Jun 30

DM74157 Quad 2-Line to 1-Line Data Selectors/Multiplexers

74VHC112 Dual J-K Flip-Flops with Preset and Clear

HCF4081B QUAD 2 INPUT AND GATE

74LS193 Synchronous 4-Bit Binary Counter with Dual Clock

CD4093BM CD4093BC Quad 2-Input NAND Schmitt Trigger

CD4040BC, 12-Stage Ripple Carry Binary Counters CD4060BC, 14-Stage Ripple Carry Binary Counters

HCF4070B QUAD EXCLUSIVE OR GATE

HCF4001B QUAD 2-INPUT NOR GATE

HCF4010B HEX BUFFER/CONVERTER (NON INVERTING)

HCF4056B BCD TO 7 SEGMENT DECODER /DRIVER WITH STROBED LATCH FUNCTION

MM54C150 MM74C Line to 1-Line Multiplexer

DM54LS260 DM74LS260 Dual 5-Input NOR Gate

MC74AC138, MC74ACT of-8 Decoder/Demultiplexer

CD4008BM CD4008BC 4-Bit Full Adder

CD4027BM CD4027BC Dual J-K Master Slave Flip-Flop with Set and Reset

HCC/HCF4032B HCC/HCF4038B

Description. Table 1. Device summary. Order code Temperature range Package Packaging Marking

MC14001B Series. B Suffix Series CMOS Gates MC14001B, MC14011B, MC14023B, MC14025B, MC14071B, MC14073B, MC14081B, MC14082B

54157 DM54157 DM74157 Quad 2-Line to 1-Line Data Selectors Multiplexers

Low-power configurable multiple function gate

HCF4028B BCD TO DECIMAL DECODER

Quad 2-Line to 1-Line Data Selectors Multiplexers

4-bit binary full adder with fast carry CIN + (A1 + B1) + 2(A2 + B2) + 4(A3 + B3) + 8(A4 + B4) = = S1 + 2S2 + 4S3 + 8S4 + 16COUT

MC74HC132A. Quad 2-Input NAND Gate with Schmitt-Trigger Inputs. High Performance Silicon Gate CMOS

5485 DM5485 DM Bit Magnitude Comparators

DM74LS373/DM74LS374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

5495A DM Bit Parallel Access Shift Registers

Features. Instruction. Decoder Control Logic, And Clock Generators. Address Compare amd Write Enable. Protect Register V PP.

.LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M74HC154 4 TO 16 LINE DECODER/DEMULTIPLEXER. HIGH SPEED tpd = 15 ns (TYP.) at VCC =5V

MC14008B. 4-Bit Full Adder

Obsolete Product(s) - Obsolete Product(s)

DM54161 DM74161 DM74163 Synchronous 4-Bit Counters

FSAL200 Wide Bandwidth Quad 2:1 Analog Multiplexer / De-multiplexer Switch

TS555. Low-power single CMOS timer. Description. Features. The TS555 is a single CMOS timer with very low consumption:

Quad 2-input NAND Schmitt trigger

1 TO 4 CLOCK BUFFER ICS551. Description. Features. Block Diagram DATASHEET

54191 DM54191 DM74191 Synchronous Up Down 4-Bit Binary Counter with Mode Control

Description. For Fairchild s definition of Eco Status, please visit:

Features. Applications

LM78XX Series Voltage Regulators

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION PLASTIC N SUFFIX CASE 648 SOIC D SUFFIX CASE 751B

HIGH SPEED-10 MBit/s LOGIC GATE OPTOCOUPLERS

DM74184 DM74185A BCD-to-Binary and Binary-to-BCD Converters

MC10SX1190. Fibre Channel Coaxial Cable Driver and Loop Resiliency Circuit

HCC/HCF4027B DUAL-J-K MASTER-SLAVE FLIP-FLOP

Features INSTRUCTION DECODER CONTROL LOGIC AND CLOCK GENERATORS COMPARATOR AND WRITE ENABLE EEPROM ARRAY READ/WRITE AMPS 16

74HC02; 74HCT General description. 2. Features and benefits. Ordering information. Quad 2-input NOR gate

HEF4011B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Quad 2-input NAND gate

HEF4021B. 1. General description. 2. Features and benefits. 3. Ordering information. 8-bit static shift register

Description. Table 1. Device summary. Order code Temperature range Package Packing Marking

54LS169 DM54LS169A DM74LS169A Synchronous 4-Bit Up Down Binary Counter

3-input EXCLUSIVE-OR gate. The 74LVC1G386 provides a 3-input EXCLUSIVE-OR function.

AZV5002. Low Power Audio Jack Detector with SEND/END Detection in Miniaturized Package. Description. Pin Assignments. Features NEW PRODUCT

. HIGH SPEED .LOW POWER DISSIPATION .COMPATIBLE WITH TTL OUTPUTS M54HCT27 M74HCT27 TRIPLE 3-INPUT NOR GATE. tpd = 9 ns (TYP.

High-Speed, Low r ON, SPST Analog Switch (1-Bit Bus Switch)

74F257A Quad 2-line to 1-line selector/multiplexer, non-inverting (3-State)

CD4511BM CD4511BC BCD-to-7 Segment Latch Decoder Driver

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION

74HCU General description. 2. Features and benefits. 3. Ordering information. Hex unbuffered inverter

PHOTOTRANSISTOR OPTOCOUPLERS

74HC377; 74HCT General description. 2. Features and benefits. 3. Ordering information

CAT28C64B F R E E. 64K-Bit CMOS PARALLEL EEPROM L E A D FEATURES DESCRIPTION BLOCK DIAGRAM

54LS193 DM54LS193 DM74LS193 Synchronous 4-Bit Up Down Binary Counters with Dual Clock

Transcription:

74AC14 74ACT14 Hex Inverter with Schmitt Trigger Input General Description The 74AC14 and 74ACT14 contain six inverter gates each with a Schmitt trigger input. They are capable of transforming slowly changing input signals into sharply defined, jitterfree output signals. In addition, they have a greater noise margin than conventional inverters. The 74AC14 and 74ACT14 have hysteresis between the positive-going and negative-going input thresholds (typically 1.0V) which is determined internally by transistor ratios and is essentially insensitive to temperature and supply voltage variations. Ordering Code: Features Device also available in Tape and Reel. Specify by appending suffix letter X to the ordering code. I CC reduced by 50% Outputs source/sink 24 ma 74ACT14 has TTL-compatible inputs November 1988 Revised December 1999 Order Number Package Number Package Description 74AC14SC M14A 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow Body 74AC14SJ M14D 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 74AC14MTC MTC14 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MS-153, 4.4mm Wide 74AC14PC N14A 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide 74ACT14SC M14A 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow Body 74ACT14MTC MTC14 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MS-153, 4.4mm Wide 74ACT14PC N14A 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide 74AC14 74ACT14 Hex Inverter with Schmitt Trigger Input Logic Symbol Connection Diagram IEEE/IEC Function Table Pin Descriptions Input Output Pin Names Description A O I n O n Inputs Outputs L H H L FACT is a trademark of Fairchild Semiconductor Corporation. 1999 Fairchild Semiconductor Corporation DS009917 www.fairchildsemi.com

74AC14 74ACT14 Absolute Maximum Ratings(Note 1) Supply Voltage (V CC ) 0.5V to +7.0V DC Input Diode Current (I IK ) V I = 0.5V 20 ma V I = V CC + 0.5V +20 ma DC Input Voltage (V I ) 0.5V to V CC + 0.5V DC Output Diode Current (I OK ) V O = 0.5V 20 ma V O = V CC + 0.5V +20 ma DC Output Voltage (V O ) 0.5V to V CC + 0.5V DC Output Source or Sink Current (I O ) ±50 ma DC V CC or Ground Current per Output Pin (I CC or I GND ) ±50 ma Storage Temperature (T STG ) 65 C to +150 C Junction Temperature (T J ) PDIP 140 C Recommended Operating Conditions Supply Voltage (V CC ) AC 2.0V to 6.0V ACT 4.5V to 5.5V Input Voltage (V I ) 0V to V CC Output Voltage (V O ) 0V to V CC Operating Temperature (T A ) 40 C to +85 C Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT circuits outside databook specifications. DC Electrical Characteristics for AC Symbol Parameter V CC T A = +25 C T A = 40 C to +85 C Units Conditions (V) Typ Guaranteed Limits V OH Minimum HIGH Level 3.0 2.99 2.9 2.9 Output Voltage 4.5 4.49 4.4 4.4 V I OUT = 50 µa 5.5 5.49 5.4 5.4 3.0 2.56 2.46 I OH = 12 4.5 3.86 3.76 V I OH = 24 ma 5.5 4.86 4.76 I OH = 24 ma (Note 2) V OL Maximum LOW Level 3.0 0.002 0.1 0.1 Output Voltage 4.5 0.001 0.1 0.1 V I OUT = 50 µa 5.5 0.001 0.1 0.1 3.0 0.36 0.44 I OL = 12 4.5 0.36 0.44 V I OL 24 ma 5.5 0.36 0.44 I OL = 24 ma (Note 2) I IN (Note 4) Maximum Input Leakage Current 5.5 ±0.1 ±1.0 µa V I = V CC, GND V t+ Maximum Positive 3.0 2.2 2.2 Threshold 4.5 3.2 3.2 V T A = Worst Case 5.5 3.9 3.9 V t Minimum Negative 3.0 0.5 0.5 Threshold 4.5 0.9 0.9 V T A = Worst Case 5.5 1.1 1.1 V H(MAX) Maximum Hysteresis 3.0 1.2 1.2 4.5 1.4 1.4 V T A = Worst Case 5.5 1.6 1.6 V H(MIN) Minimum Hysteresis 3.0 0.3 0.3 4.5 0.4 0.4 V T A = Worst Case 5.5 0.5 0.5 I OLD Minimum Dynamic 5.5 75 ma V OLD = 1.65V Max I OHD Output Current (Note 3) 5.5 75 ma V OHD = 3.85V Min I CC Maximum Quiescent V IN = V CC 5.5 2.0 20.0 µa (Note 4) Supply Current or GND Note 2: All outputs loaded; thresholds on input associated with output under test. Note 3: Maximum test duration 2.0 ms, one output loaded at a time. Note 4: I IN and I CC @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V CC. www.fairchildsemi.com 2

AC Electrical Characteristics for AC V CC T A = +25 C T A = 40 C to +85 C Symbol Parameter (V) C L = 50 pf C L = 50 pf (Note 5) Min Typ Max Min Max t PLH Propagation Delay 3.3 1.5 9.5 13.5 1.5 15.0 5.0 1.5 7.0 10.0 1.5 11.0 t PHL Propagation Delay 3.3 1.5 7.5 11.5 1.5 13.0 5.0 1.5 6.0 8.5 1.5 9.5 Note 5: Voltage Range 3.3 is 3.3V ± 0.3V Voltage Range 5.0 is 5.0V ± 0.5V DC Electrical Characteristics for ACT Units ns ns 74AC14 74ACT14 Symbol Parameter V CC T A = +25 C T A = 40 C to +85 C Units Conditions (V) Typ Guaranteed Limits V IH Minimum HIGH Level 4.5 1.5 2.0 2.0 V OUT = 0.1V V Input Voltage 5.5 1.5 2.0 2.0 or V CC 0.1V V IL Maximum LOW Level 4.5 1.5 0.8 0.8 V OUT = 0.1V V Output Voltage 5.5 1.5 0.8 0.8 or V CC 0.1V V OH Minimum HIGH Level 4.5 4.49 434 4.4 Output Voltage 5.5 5.49 5.4 5.4 V I OUT = 50µA V IN = V IL or V IH 4.5 3.86 3.76 V I OH = 24 ma 5.5 4.86 4.76 I OH = 24 ma (Note 6) V OL Maximum LOW Level 4.5 0.001 0.1 0.1 Output Voltage 5.5 0.001 0.1 0.1 V I OUT = 50 µa V IN = V IL or V IH 4.5 0.36 0.44 V I OL = 24 ma 5.5 0.36 0.44 I OL = 24 ma (Note 6) I IN Maximum Input Leakage Current 5.5 ±0.1 ±1.0 µa V I = V CC, GND V H(MAX) Maximum Hysteresis 4.5 1.4 1.4 5.5 1.6 1.6 V T A = Worst Case V H(MIN) Minimum Hysteresis 4.5 0.4 0.4 5.5 0.5 0.5 V T A = Worst Case V t+ Maximum Positive 4.5 2.0 2.0 Threshold 5.5 2.0 2.0 V T A = Worst Case V t Minimum Negative 4.5 0.8 0.8 Threshold 5.5 0.8 0.8 V T A = Worst Case I CCT Maximum I CC /Input 5.5 0.6 1.5 ma V I = V CC 2.1V I OLD Minimum Dynamic 5.5 75 ma V OLD = 1.65V Max I OHD Output Current (Note 7) 5.5 75 ma V OHD = 3.85V Min I CC Maximum Quiescent V IN = V CC 5.5 2.0 20.0 µa Supply Current or GND Note 6: All outputs loaded; thresholds on input associated with output under test. Note 7: Maximum test duration 2.0 ms, one output loaded at a time. 3 www.fairchildsemi.com

74AC14 74ACT14 AC Electrical Characteristics for ACT V CC T A = +25 C T A = 40 C to +85 C Symbol Parameter (V) C L = 50 pf C L = 50 pf Units (Note 8) Min Typ Max Min Max t PLH Propagation Delay Data to Output 5.0 3.0 8.0 10.0 3.0 11.0 ns t PHL Propagation Delay Data to Output 5.0 3.0 8.0 10.0 3.0 11.0 ns Note 8: Voltage Range 5.0 is 5.0V ± 0.5V Capacitance Symbol Parameter Typ Units Conditions C IN Input Capacitance 4.5 pf V CC = OPEN C PD Power Dissipation Capacitance for AC 25.0 pf V CC = 5.0V for ACT 80 www.fairchildsemi.com 4

Physical Dimensions inches (millimeters) unless otherwise noted 74AC14 74ACT14 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow Body Package Number M14A 5 www.fairchildsemi.com

74AC14 74ACT14 Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M14D www.fairchildsemi.com 6

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 74AC14 74ACT14 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC14 7 www.fairchildsemi.com

74AC14 74ACT14 Hex Inverter with Schmitt Trigger Input Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N14A Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. LIFE SUPPORT POLICY FAIRCHILD S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. www.fairchildsemi.com 8 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com