INTEGRATED CIRCUITS. 74F148 8-input priority encoder. Product specification Mar 01. IC15 Data Handbook

Similar documents
INTEGRATED CIRCUITS. 74F153 Dual 4-line to 1-line multiplexer. Product specification 1996 Jan 05 IC15 Data Handbook

INTEGRATED CIRCUITS. 74F74 Dual D-type flip-flop. Product specification Supercedes data of 1990 Oct 23 IC15 Data Handbook.

74F257A Quad 2-line to 1-line selector/multiplexer, non-inverting (3-State)

74F168*, 74F169 4-bit up/down binary synchronous counter

INTEGRATED CIRCUITS. 74LVC08A Quad 2-input AND gate. Product specification IC24 Data Handbook Jun 30

4-bit binary full adder with fast carry CIN + (A1 + B1) + 2(A2 + B2) + 4(A3 + B3) + 8(A4 + B4) = = S1 + 2S2 + 4S3 + 8S4 + 16COUT

INTEGRATED CIRCUITS. NE558 Quad timer. Product data Supersedes data of 2001 Aug Feb 14

HEF4011B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Quad 2-input NAND gate

1-of-4 decoder/demultiplexer

3-to-8 line decoder, demultiplexer with address latches

74HC238; 74HCT to-8 line decoder/demultiplexer

74HC02; 74HCT General description. 2. Features and benefits. Ordering information. Quad 2-input NOR gate

Quad 2-input NAND Schmitt trigger

HEF4021B. 1. General description. 2. Features and benefits. 3. Ordering information. 8-bit static shift register

74HC138; 74HCT to-8 line decoder/demultiplexer; inverting

74HC154; 74HCT to-16 line decoder/demultiplexer

74HC175; 74HCT175. Quad D-type flip-flop with reset; positive-edge trigger

74HC377; 74HCT General description. 2. Features and benefits. 3. Ordering information

3-input EXCLUSIVE-OR gate. The 74LVC1G386 provides a 3-input EXCLUSIVE-OR function.

HEF4013B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Dual D-type flip-flop

14-stage ripple-carry binary counter/divider and oscillator

The 74LVC1G11 provides a single 3-input AND gate.

8-bit binary counter with output register; 3-state

74HC107; 74HCT107. Dual JK flip-flop with reset; negative-edge trigger

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state

74HCU General description. 2. Features and benefits. 3. Ordering information. Hex unbuffered inverter

74HC2G02; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input NOR gate

74HC165; 74HCT bit parallel-in/serial out shift register

Low-power configurable multiple function gate

74HC393; 74HCT393. Dual 4-bit binary ripple counter

DATA SHEET. BST50; BST51; BST52 NPN Darlington transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2001 Feb 20.

74HC4040; 74HCT stage binary ripple counter

74HC573; 74HCT General description. 2. Features and benefits. Octal D-type transparent latch; 3-state

DATA SHEET. BC875; BC879 NPN Darlington transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1999 May 28.

Hex buffer with open-drain outputs

How To Control A Power Supply On A Powerline With A.F.F Amplifier

Triple single-pole double-throw analog switch

8-bit synchronous binary down counter

DISCRETE SEMICONDUCTORS DATA SHEET

SN54ALS191A, SN74ALS191A SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS

74HC74; 74HCT General description. 2. Features and benefits. 3. Ordering information

74F74 Dual D-Type Positive Edge-Triggered Flip-Flop

74AC138 74ACT138 1-of-8 Decoder/Demultiplexer

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION

SN54F157A, SN74F157A QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

SN54HC157, SN74HC157 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

Obsolete Product(s) - Obsolete Product(s)

8-channel analog multiplexer/demultiplexer

74F675A 16-Bit Serial-In, Serial/Parallel-Out Shift Register

The 74LVC1G04 provides one inverting buffer.

74HC32; 74HCT General description. 2. Features and benefits. Quad 2-input OR gate

74HC595; 74HCT General description. 2. Features and benefits. 3. Applications

74HC123; 74HCT123. Dual retriggerable monostable multivibrator with reset

DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control


Description. Table 1. Device summary. Order code Temperature range Package Packing Marking

Buffer with open-drain output. The 74LVC1G07 provides the non-inverting buffer.

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

Low-power D-type flip-flop; positive-edge trigger; 3-state

CD4043BC CD4044BC Quad 3-STATE NOR R/S Latches Quad 3-STATE NAND R/S Latches

SN54HC191, SN74HC191 4-BIT SYNCHRONOUS UP/DOWN BINARY COUNTERS

74HC595; 74HCT General description. 2. Features and benefits. 3. Applications

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

74AC191 Up/Down Counter with Preset and Ripple Clock

HCF4010B HEX BUFFER/CONVERTER (NON INVERTING)

HCF4056B BCD TO 7 SEGMENT DECODER /DRIVER WITH STROBED LATCH FUNCTION

Bus buffer/line driver; 3-state

HCF4001B QUAD 2-INPUT NOR GATE

DM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock

CAN bus ESD protection diode

74HC4067; 74HCT channel analog multiplexer/demultiplexer

74AUP1G General description. 2. Features and benefits. Low-power D-type flip-flop with set and reset; positive-edge trigger

HCF4081B QUAD 2 INPUT AND GATE

HCF4028B BCD TO DECIMAL DECODER

DATA SHEET. MMBT3904 NPN switching transistor DISCRETE SEMICONDUCTORS. Product data sheet Supersedes data of 2002 Oct Feb 03.

DM74LS169A Synchronous 4-Bit Up/Down Binary Counter

MM74HC14 Hex Inverting Schmitt Trigger

HCF4070B QUAD EXCLUSIVE OR GATE

MC14008B. 4-Bit Full Adder

CD4013BC Dual D-Type Flip-Flop

74HC4066; 74HCT4066. Quad single-pole single-throw analog switch

DM74LS153 Dual 1-of-4 Line Data Selectors/Multiplexers

Medium power Schottky barrier single diode

DATA SHEET. PBSS5540Z 40 V low V CEsat PNP transistor DISCRETE SEMICONDUCTORS. Product data sheet Supersedes data of 2001 Jan Sep 21.

DATA SHEET. TDA1518BQ 24 W BTL or 2 x 12 watt stereo car radio power amplifier INTEGRATED CIRCUITS

DG2302. High-Speed, Low r ON, SPST Analog Switch. Vishay Siliconix. (1-Bit Bus Switch with Level-Shifter) RoHS* COMPLIANT DESCRIPTION FEATURES

DATA SHEET. TDA1543 Dual 16-bit DAC (economy version) (I 2 S input format) INTEGRATED CIRCUITS

DATA SHEET. PMEGXX10BEA; PMEGXX10BEV 1 A very low V F MEGA Schottky barrier rectifier DISCRETE SEMICONDUCTORS

Description. Table 1. Device summary. Order code Temperature range Package Packaging Marking

MM74HC174 Hex D-Type Flip-Flops with Clear

Schottky barrier quadruple diode

PESDxU1UT series. 1. Product profile. Ultra low capacitance ESD protection diode in SOT23 package. 1.1 General description. 1.

DM Segment Decoder/Driver/Latch with Constant Current Source Outputs

DATA SHEET. HEF40374B MSI Octal D-type flip-flop with 3-state outputs. For a complete data sheet, please also download: INTEGRATED CIRCUITS

INTEGRATED CIRCUITS DATA SHEET. TDA W BTL mono audio amplifier. Product specification File under Integrated Circuits, IC01

HEF4013B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Dual D-type flip-flop

74ALVC bit dual supply translating transceiver; 3-state. This device can be used as two 8-bit transceivers or one 16-bit transceiver.

High-Speed, Low r ON, SPST Analog Switch (1-Bit Bus Switch)

CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate

Transcription:

INTEGRATED CIRCUITS 1990 Mar 01 IC15 Data Handbook

FEATURES Code conversio Multi-channel D/A converter Decimal-to-BCD converter Cascading for priority encoding of N bits Input enable capability Priority encoding-automatic selection of highest priority input line Output enable-active Low when all inputs are High Group signal output-active when any input is Low PIN CONFIGURATION I4 1 I5 2 I6 3 I7 4 EI 5 A2 6 A1 7 GND 8 16 15 14 13 12 11 10 9 V CC EO GS I3 I2 I1 I0 A0 DESCRIPTION The accepts data from eight active-low inputs and provides a binary representation on the three active-low outputs. A priority is assigned to each input so that when two or more inputs are simultaneously active, the input with the highest priority is represented on the output, with input line I7 having the highest priority. A High on the Enable Input (EI) will force all outputs to the inactive (High) state and allow new data to settle without producing erroneous information at the outputs. A Group Signal (GS) output and an Enable Output (EO) are provided with the three data outputs. The GS is active-low when any input is Low: this indicates when any input is active. The EO is active-low when all inputs are High. Using the Enable Output along with the Enable Input allows priority encoding of N input signals. Both EO and GS are active-high when the Enable Input is High. TYPE TYPICAL PROPAGATION DELAY SF00181 TYPICAL SUPPLY CURRENT (TOTAL) 6.0 23mA ORDERING INFORMATION DESCRIPTION COMMERCIAL RANGE V CC = 5V ±10%, T amb = 0 C to +70 C PKG DWG # 16-pin plastic DIP NN SOT38-4 16-pin plastic SO ND SOT109-1 INPUT AND OUTPUT LOADING AND FAN-OUT TABLE PINS DESCRIPTION 74F (U.L.) HIGH/LOW LOAD VALUE HIGH/LOW I1 I7 Priority inputs (active Low) 1.0/2.0 20µA/1.2mA I0 Priority input (active Low) 1.0/1.0 20µA/0.6mA EI Enable input (active Low) 1.0/2.0 20µA/1.2mA EO Enable output (active Low) 50/33 1.0mA/20mA GS Group select output (active Low) 50/33 1.0mA/20mA A0 A2 Address outputs (active Low) 50/33 1.0mA/20mA NOTE: One (1.0) FAST unit load is defined as: 20µA in the High state and 0.6mA in the Low state. March 1, 1990 2 853 0345 98994

LOGIC SYMBOL IEC/IEEE SYMBOL 5 EI V CC = Pin 16 GND = Pin 8 10 11 12 13 1 2 3 4 I0 I1 I2 I3 I4 I5 I6 I7 A0 A1 A2 9 7 6 EO GS 15 14 SF00182 10 11 12 13 1 2 3 4 5 10/Z10 11/Z11 2/Z12 3/Z13 4/Z14 5/Z15 6/Z16 7/Z17 EN = α/v18 HPRI/BIN 10 11 12 13 14 15 16 17 0 α 1 α 2 α 1 18 α 9 7 8 15 14 SF00183 LOGIC DIAGRAM EI 5 I7 I6 I5 I4 I3 I2 I1 I0 4 3 2 1 13 12 11 10 9 9 9 14 15 V CC = Pin 16 GND = Pin 8 A2 A1 A0 GS EO SF00184 March 1, 1990 3

FUNCTION TABLE INPUTS OUTPUTS EI I0 I1 I2 I3 I4 I5 I6 I7 GS A0 A1 A2 EO H X X X X X X X X H H H H H L H H H H H H H H H H H H L L X X X X X X X L L L L L H L X X X X X X L H L H L L H L X X X X X L H H L L H L H L X X X X L H H H L H H L H L X X X L H H H H L L L H H L X X L H H H H H L H L H H L X L H H H H H H L L H H H L L H H H H H H H L H H H H H = High voltage level L = Low voltage level X = Don t care APPLICATION LSB ENABLE MSB I0 I1 I2 I3 I4 I5 I6 I7 I0 I1 I2 I3 I4 I5 I6 I7 EI EO GS A0 A1 A2 EI EO GS A0 A1 A2 A0 A1 A2 A3 FLAG 16-Input Priority Encoder SF00185 March 1, 1990 4

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.) SYMBOL PARAMETER RATING UNIT V CC Supply voltage 0.5 to +7.0 V V IN Input voltage 0.5 to +7.0 V I IN Input current 30 to +5 ma V OUT Voltage applied to output in High output state 0.5 to V CC V I OUT Current applied to output in Low output state 40 ma T amb Operating free-air temperature range 0 to +70 C T stg Storage temperature range 65 to +150 C RECOMMENDED OPERATING CONDITIONS SYMBOL PARAMETER LIMITS MIN NOM MAX V CC Supply voltage 4.5 5.0 5.5 V V IH High-level input voltage 2.0 V V IL Low-level input voltage 0.8 V I IK Input clamp current 18 ma I OH High-level output current 1 ma I OL Low-level output current 20 ma T amb Operating free-air temperature range 0 +70 C UNIT DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.) LIMITS SYMBOL PARAMETER TEST CONDITIONS 1 MIN TYP 2 MAX UNIT V OH V OL High-level output voltage Low-level output voltage V CC = MIN, V IL = MAX ±10%V CC 2.5 V IH = MIN, I OH = MAX ±5%V CC 2.7 3.4 V CC = MIN, V IL = MAX ±10%V CC 0.30 0.50 V IH = MIN, I OL = MAX ±5%V CC 0.30 0.50 V IK Input clamp voltage V CC = MIN, I I = I IK 0.73 1.2 V I I Input current at maximum input voltage V CC = MAX, V I = 7.0V 100 µa I IH High-level input current V CC = MAX, V I = 2.7V 20 µa I IL Low-level input current I0 I1 I7, EI V CC = MAX, V I =05V 0.5V V V 0.6 ma 1.2 ma I OS Short-circuit output current 3 V CC = MAX 60 150 ma I CC Supply current (total) 4 V CC = MAX 23 35 ma NOTES: 1. For conditio shown as MIN or MAX, use the appropriate value specified under recommended operating conditio for the applicable type. 2. All typical values are at V CC = 5V, T amb = 25 C. 3. Not more than one output should be shorted at a time. For testing I OS, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I OS tests should be performed last. 4. To measure I CC, outputs must be open, V IN on all inputs = 4.5V. March 1, 1990 5

AC ELECTRICAL CHARACTERISTICS LIMITS SYMBOL PARAMETER TEST CONDITION V CC = +5.0V T amb = +25 C C L = 50pF, R L = 500Ω V CC = +5.0V ± 10% T amb = 0 C to +70 C C L = 50pF, R L = 500Ω UNIT MIN TYP MAX MIN MAX In to An Waveform 2 6.0 6.0 10.0 10.0 In to EO Waveform 1 1.5 1.5 2.5 6.5 6.5 1.5 1.5 7.5 7.5 In to GS Waveform 2 2.0 2.0 4.0 4.0 8.0 8.0 2.0 2.0 EI to An Waveform 2 6.0 5.5 8.5 8.0 9.5 EI to GS Waveform 2 2.5 4.5 5.5 7.0 7.5 2.5 8.0 8.5 EI to EO Waveform 2 5.0 5.0 7.0 7.5 8.0 AC WAVEFORMS For all waveforms, = 1.5V. In, EI In, EI An, EO, GS An, EO, GS SF00186 SF00187 Waveform 1. For Inverting Outputs Waveform 2. For Non-Inverting Outputs TEST CIRCUIT AND WAVEFORMS PULSE GENERATOR V IN V CC D.U.T. V OUT NEGATIVE PULSE 90% 10% t THL ( t f ) t w t TLH ( t r ) 10% 90% AMP (V) 0V R T C L R L Test Circuit for Totem-Pole Outputs POSITIVE PULSE 10% 90% t TLH ( t r ) t w t THL ( t f ) 90% 10% AMP (V) 0V DEFINITIONS: R L = Load resistor; see AC ELECTRICAL CHARACTERISTICS for value. C L = Load capacitance includes jig and probe capacitance; see AC ELECTRICAL CHARACTERISTICS for value. R T = Termination resistance should be equal to Z OUT of pulse generators. family 74F Input Pulse Definition INPUT PULSE REQUIREMENTS amplitude rep. rate t w t TLH t THL V 1.5V 1MHz 500 2.5 2.5 SF00006 March 1, 1990 6

DIP16: plastic dual in-line package; 16 leads (300 mil) SOT38-4 1990 Mar 01 7

SO16: plastic small outline package; 16 leads; body width 3.9 mm SOT109-1 1990 Mar 01 8

NOTES 1990 Mar 01 9

Data sheet status Data sheet status Product status Definition [1] Objective specification Preliminary specification Product specification Development Qualification Production This data sheet contai the design target or goal specificatio for product development. Specification may change in any manner without notice. This data sheet contai preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product. This data sheet contai final specificatio. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. [1] Please coult the most recently issued datasheet before initiating or completing a design. Definitio Short-form specification The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook. Limiting values definition Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditio above those given in the Characteristics sectio of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information Applicatio that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applicatio will be suitable for the specified use without further testing or modification. Disclaimers Life support These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applicatio do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application. Right to make changes Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no respoibility or liability for the use of any of these products, conveys no licee or title under any patent, copyright, or mask work right to these products, and makes no representatio or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088 3409 Telephone 800-234-7381 Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A. print code Date of release: 10-98 Document order number: 9397-750-05078 yyyy mmm dd 10