AN11357. BGU8009 Matching Options for 850 MHz / 2400 MHz Jammer Immunity. Document information. Keywords



Similar documents
AN Single stage 5-6 GHz WLAN LNA with BFU730F. document information

SiGe:C Low Noise High Linearity Amplifier

AN1991. Audio decibel level detector with meter driver

Using the RS232 serial evaluation boards on a USB port

AN Boot mode jumper settings for LPC1800 and LPC4300. Document information

AN LPC24XX external memory bus example. Document information

NPN wideband transistor in a SOT89 plastic package.

AN Designing RC snubbers

Planar PIN diode in a SOD323 very small plastic SMD package.

AN AES encryption and decryption software on LPC microcontrollers. Document information

HEF4011B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Quad 2-input NAND gate

Mounting instructions for SOT78 (TO-220AB); SOT186A (TO-220F)

Schottky barrier quadruple diode

UM Vertical Alignment (VA) displays and NXP LCD drivers

NPN wideband silicon RF transistor

DISCRETE SEMICONDUCTORS DATA SHEET M3D848. CGD MHz, 20 db gain power doubler amplifier. Product specification 2002 Oct 08

1-of-4 decoder/demultiplexer

NPN wideband silicon germanium RF transistor

Quad 2-input NAND Schmitt trigger

10 ma LED driver in SOT457

DISCRETE SEMICONDUCTORS DATA SHEET. dbook, halfpage M3D088. BB201 Low-voltage variable capacitance double diode. Product specification 2001 Oct 12

Low forward voltage High breakdown voltage Guard-ring protected Hermetically sealed glass SMD package

BAT54 series SOT23 Schottky barrier diodes Rev. 5 5 October 2012 Product data sheet 1. Product profile 1.1 General description

The 74LVC1G11 provides a single 3-input AND gate.

AN11008 Flash based non-volatile storage

HEF4021B. 1. General description. 2. Features and benefits. 3. Ordering information. 8-bit static shift register

High-speed switching diodes. Type number Package Configuration Package NXP JEITA JEDEC

BLL6G1214L Product profile. LDMOS L-band radar power transistor. 1.1 General description. 1.2 Features and benefits. 1.

Low-power configurable multiple function gate

Triple single-pole double-throw analog switch

AN BGX7100 evaluation board application note. Document information

The sensor can be operated at any frequency between DC and 1 MHz.

8-channel analog multiplexer/demultiplexer

PN7120 Windows IoT Porting Guidelines. Rev October

45 V, 100 ma NPN general-purpose transistors

3-to-8 line decoder, demultiplexer with address latches

14-stage ripple-carry binary counter/divider and oscillator

HEF4013B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Dual D-type flip-flop

BAS16 series. 1. Product profile. High-speed switching diodes. 1.1 General description. 1.2 Features and benefits. 1.

AN TDA8026ET - 5 slots smart card interface. Document information

DATA SHEET. BF245A; BF245B; BF245C N-channel silicon field-effect transistors DISCRETE SEMICONDUCTORS

IP4220CZ6. 1. Product profile. Dual USB 2.0 integrated ESD protection. 1.1 General description. 1.2 Features and benefits. 1.

DATA SHEET SE2425U : 2.4 GHz Bluetooth Power Amplifier IC. Applications. Product Description. Features. Ordering Information

74HC02; 74HCT General description. 2. Features and benefits. Ordering information. Quad 2-input NOR gate

Passivated, sensitive gate triacs in a SOT54 plastic package. General purpose switching and phase control

AN Water and condensation safe touch sensing with the NXP capacitive touch sensors. Document information

74HC377; 74HCT General description. 2. Features and benefits. 3. Ordering information

74HC175; 74HCT175. Quad D-type flip-flop with reset; positive-edge trigger

AN Using RC Thermal Models. Document information

74HC2G02; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input NOR gate

74HCU General description. 2. Features and benefits. 3. Ordering information. Hex unbuffered inverter

LIN-bus ESD protection diode

ES_LPC4357/53/37/33. Errata sheet LPC4357/53/37/33. Document information

Femtofarad bidirectional ESD protection diode

74HC238; 74HCT to-8 line decoder/demultiplexer

AN Failure signature of electrical overstress on power MOSFETs. Document information

VCC1,2. H/L Lin. Bias, Enable, Detector Circuits

74HC154; 74HCT to-16 line decoder/demultiplexer

IP4294CZ10-TBR. ESD protection for ultra high-speed interfaces

74HC107; 74HCT107. Dual JK flip-flop with reset; negative-edge trigger

74HC138; 74HCT to-8 line decoder/demultiplexer; inverting

APN1001: Circuit Models for Plastic Packaged Microwave Diodes

SKY LF: GHz Two-Way, 0 Degrees Power Divider

74HC4067; 74HCT channel analog multiplexer/demultiplexer

8-bit binary counter with output register; 3-state

The 74LVC1G04 provides one inverting buffer.

Hex buffer with open-drain outputs

DISCRETE SEMICONDUCTORS DATA SHEET. BT151 series C Thyristors

74HC32; 74HCT General description. 2. Features and benefits. Quad 2-input OR gate

74HC4040; 74HCT stage binary ripple counter

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state

UM TEA1721 isolated 3-phase universal mains flyback converter demo board. Document information

SKY LF: 20 MHz-3.0 GHz High Power SP4T Switch With Decoder

Symbol Parameters Units Frequency Min. Typ. Max. 850 MHz

Buffer with open-drain output. The 74LVC1G07 provides the non-inverting buffer.

BIPOLAR ANALOG INTEGRATED CIRCUIT

Analog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED

Hybrid (analog and digital) silicon tuner for terrestrial and cable TV reception

Low-power D-type flip-flop; positive-edge trigger; 3-state

74HC165; 74HCT bit parallel-in/serial out shift register

ESD protection for high-speed interfaces

74HC74; 74HCT General description. 2. Features and benefits. 3. Ordering information

74HC393; 74HCT393. Dual 4-bit binary ripple counter

PUSB3FR4. 1. Product profile. ESD protection for ultra high-speed interfaces. 1.1 General description. 1.2 Features and benefits. 1.

Single-channel common-mode filter with integrated ESD protection network

8-bit synchronous binary down counter

74HC4066; 74HCT4066. Quad single-pole single-throw analog switch

Heterojunction Bipolar Transistor Technology (InGaP HBT) Broadband High Linearity Amplifier

DATA SHEET. SiGe LOW NOISE AMPLIFIER FOR GPS/MOBILE COMMUNICATIONS. Part Number Order Number Package Marking Supplying Form

How To Measure Two Tone, Third Order Intermodulation Distortion

BZT52H series. Single Zener diodes in a SOD123F package

Old Company Name in Catalogs and Other Documents

Ultrafast, epitaxial rectifier diode in a SOD59 (TO-220AC) plastic package

AAV003-10E Current Sensor

74AUP1G General description. 2. Features and benefits. Low-power D-type flip-flop with set and reset; positive-edge trigger

AN10866 LPC1700 secondary USB bootloader

74HC573; 74HCT General description. 2. Features and benefits. Octal D-type transparent latch; 3-state

Evaluation Board User Guide UG-127

AN Level shifting techniques in I 2 C-bus design. Document information

HEF4013B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Dual D-type flip-flop

Transcription:

BGU89 Matching Options for 85 MHz / 24 MHz Jammer Immunity Rev. 1 27 May 213 Application Note Document information Info Content Keywords LNA, GNSS, GPS, BGU89, WLAN, GSM-85, GSM-9 Abstract This document describes an alternative input matching option for the BGU89 GNSS LNA. This option provides additional immunity to GSM- 85/9 and 2.4 GHZ Wireless LAN jammers.

Revision history Rev Date Description 1 213527 First publication Contact information For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com All information provided in this document is subject to legal disclaimers. NXP B.V. 213. All rights reserved. Application Note Rev. 1 27 May 213 2 of 22

1. Introduction The BGU89 is a Low Noise Amplifier (LNA) dedicated for Global Navigation Satellite System (GNSS) receiver applications. It is offered in a plastic leadless 6-pin SOT886 package. The BGU89 uses NXP s eighth generation 18 GHz f T SiGe:C process. Under small signal conditions it has typical gain of 17.8 db and typical noise figure of.65 db, and can be operated at supply voltages up to 3.1V. The part contains a single RF stage and is supplied with an enable function allowing it to be controlled using logic signals. It also features temperature-stabilized bias circuitry. A product datasheet as well as an application note detailing the features of the BGU89 evaluation board are available. BGU89 Datasheet: SiGe:C Low Noise Amplifier MMIC for GPS, GLONASS, Galileo, and Compass Application Note BGU89 GNSS LNA Evaluation Board (AN11288) In the case of the baseline matching scenario for the BGU89, only two external components are required: a decoupling capacitor on the collector feed and a low-cost series inductor for RF input matching. The output of the part is internally matched for GNSS frequencies. This application note will outline additional options for modifying the input match to provide increased immunity for the LNA in the presence of GSM-85/9 and 2.4 GHz Wireless LAN (WLAN) signals. For example, a 241 MHz WLAN signal and an 835 MHz GSM-85 signal will cause a 1575 MHz 2 nd order intermodulation product (IM2) to be generated in an active device such as an LNA. Another possible case is a 2465 MHz WLAN signal and an 89 MHz GSM-9 signal. Although this note deals specifically with the BGU89, the techniques presented here are applicable to the entire family of NXP GNSS LNAs. The baseline input match provides high gain, low current consumption, high linearity, and lowest noise figure. In the specific case of operating the BGU89 in the presence of GSM and WLAN band jammers, the input match can be modified to provide additional immunity to these signals. The basic premise is to add additional low cost components to the input match in order to provide gain nulls in the 8 and 24 MHz bands. This technique can potentially reduce or alleviate the need for relatively high cost filtering in the system. Figure 1 below shows the broadband gain performance of the BGU89 with baseline single element input match and a 5-element jammer immunity input match which creates the gain nulls. All information provided in this document is subject to legal disclaimers. NXP B.V. 213. All rights reserved. Application Note Rev. 1 27 May 213 3 of 22

25 2 15 Immunity Match Baseline Match 1 5 Gain (db) -5-1 -15-2 -25 5 1 15 2 25 3 Frequency (MHz) Fig 1. Broadband Gain Response Comparison for Baseline and Jammer Immunity Options BGU89 1.8V 2. Baseline Single Element Match Performance BGU89 The standard BGU89 evaluation board is supplied with a Murata LQW15 series inductor (42 size) in the input match. This type of high quality factor (Q) inductor is recommended in order to provide best noise performance. Figure 2 and Table 1 below show the schematic and bill of materials for the BGU89 baseline circuit. The broadband gain and input/output return loss are shown in Figure 3. All information provided in this document is subject to legal disclaimers. NXP B.V. 213. All rights reserved. Application Note Rev. 1 27 May 213 4 of 22

Vcc Ven C1 6 RF_in L1 5 2 BGU89 3 RF_out 1 4 Fig 2. BGU89 Baseline Schematic Table 1. List of Components for Baseline Input Match BGU89 For schematic see Figure 2 Component Description Value Supplier C1 Decoupling Capacitor 1nF Various L1 Input Matching 5.6nH Murata LQW15 IC BGU89 - NXP All information provided in this document is subject to legal disclaimers. NXP B.V. 213. All rights reserved. Application Note Rev. 1 27 May 213 5 of 22

2 Gain (db) 1 RL (db) -5-1 -15 ORL -1-2 IRL -2 1 2 3 Frequency (MHz) -25 1 2 3 Frequency (MHz) a. Gain b. Input and Output Return Loss Fig 3. Gain and Return Loss vs. Frequency Baseline Match BGU89 At average power levels received by a GNSS receiver under normal conditions, the system will not have in-band intermodulation problems caused by the GNSS signal itself. Strong out-of-band transmit frequency jammers can cause linearity problems, however. For example, an incident 87 MHz signal along with a 2445 MHz signal can cause a 2 nd order spurious product which falls in the GNSS band to be produced in the LNA. f spur = f 1 - f 2 ~ GNSS band Specific to this application note, two input signals of equal amplitude at 2445 MHz and 87 MHz are applied to the input of the LNA, producing a 2 nd order spurious in the GNSS band. 2445 MHz - 87 MHz = 1575 MHz Figure 4 below shows the measured results of this two-tone test for the baseline BGU89 input match. The level of the 2 nd order spurious product and the output level of the f 1 and f 2 fundamental products are plotted as a function of single tone input power (note that Pin1 = Pin2 for the plot). All information provided in this document is subject to legal disclaimers. NXP B.V. 213. All rights reserved. Application Note Rev. 1 27 May 213 6 of 22

-1-2 -3-4 Pout (dbm) -5-6 -7 2445 MHz Fundamental 87 MHz Fundamental IM2 (1575 MHz) -8-9 -1-6 -5-4 -3-2 -1 Pin Single Tone (dbm) Fig 4. Two Tone Test Results (f 1 = 87 MHz, f 2 = 2445 MHz, f spur = 1575 MHz) Baseline Match BGU89 1.8V Figure 5 below shows the current draw of the BGU89, again as a function of single tone input power (Pin1 = Pin2). All information provided in this document is subject to legal disclaimers. NXP B.V. 213. All rights reserved. Application Note Rev. 1 27 May 213 7 of 22

14 12 1 Icc (ma) 8 6 4 2-6 -5-4 -3-2 -1 Pin Single Tone (dbm) Fig 5. Two Tone Test Results (f 1 = 87 MHz, f 2 = 2445 MHz) Baseline Match BGU89 1.8V Figure 6 shows the GNSS-band noise figure for a typical BGU89 sample. Note that these data are with no jammer signals present, and also include printed circuit board and SMA connector losses. De-embedding the PCB and connector will result in a NF which is.5 db lower. All information provided in this document is subject to legal disclaimers. NXP B.V. 213. All rights reserved. Application Note Rev. 1 27 May 213 8 of 22

2 1.5 NF (db) 1.5 155 156 157 158 159 16 Frequency (MHz) Fig 6. Noise Figure Baseline Match BGU89 1.8V 3. Input Match for 8 MHz / 24 MHz Jammer Immunity To increase immunity to GSM-8 and 2.4 GHz WLAN signals, the input match can be modified to include a dual notch topology, providing gain nulls in the broadband response. The additional elements are low cost chip capacitors and low cost chip inductors. See Figure 7 and Table 2 for the schematic and bill of materials for the BGU89 jammer immunity configuration. All information provided in this document is subject to legal disclaimers. NXP B.V. 213. All rights reserved. Application Note Rev. 1 27 May 213 9 of 22

Vcc Ven C1 6 RF_in L1 5 2 BGU89 3 RF_out L3 C3 L2 C2 1 4 Fig 7. BGU89 Jammer Immunity Match Schematic Table 2. List of Components for Jammer Immunity Input Match BGU89 For schematic see Figure 7 Component Description Value Supplier C1 Decoupling Capacitor 1nF Various L1 Input Matching 5.6 nh Murata LQW15 L2 Notch 6.2 nh Murata LQG15 L3 Notch 3. nh Murata LQG15 C2 Notch 4.7 pf Murata GRM15 C3 Notch 1. pf Murata GRM15 IC BGU89 - NXP As can be seen in Figure 8, the jammer immunity matching topology creates gain nulls in the 87 MHz and 2445 MHz frequency regions. The gain nulls serve to reduce the level of 2 nd order intermodulation distortion in the GNSS band. All information provided in this document is subject to legal disclaimers. NXP B.V. 213. All rights reserved. Application Note Rev. 1 27 May 213 1 of 22

25 15-5 Gain (db) 5-5 -15 RL (db) -1-15 -2-25 IRL ORL -25 1 2 3 Frequency (MHz) -3 1 2 3 Frequency (MHz) a. Gain vs. Frequency b. Input and Output Return Loss vs. Frequency Fig 8. Gain and Return Loss vs. Frequency Jammer Immunity Match BGU89 1.8V Figures 9 and 1 below show the two-tone test results with the jammer immunity match. The fundamental tones are again 87 MHz and 2445 MHz, and the results are plotted as a function of single tone input power (Pin1 = Pin2). All information provided in this document is subject to legal disclaimers. NXP B.V. 213. All rights reserved. Application Note Rev. 1 27 May 213 11 of 22

-1-2 -3-4 -5 Pout (dbm)-6-7 -8-9 2445 MHz Fundamental 87 MHz Fundamental IM2 (1575 MHz) -1-11 -12-5 -4-3 -2-1 1 2 Pin Single Tone (dbm) Fig 9. Two-Tone Test Results (f 1 = 87 MHz, f 2 = 2445 MHz, f spur = 1575 MHz) Jammer Immunity Match BGU89 1.8V All information provided in this document is subject to legal disclaimers. NXP B.V. 213. All rights reserved. Application Note Rev. 1 27 May 213 12 of 22

14 12 1 Icc (ma) 8 6 4 2-5 -4-3 -2-1 1 2 Pin Single Tone (dbm) Fig 1. Two Tone Test Results (f 1 = 87 MHz, f 2 = 2445 MHz) Jammer Immunity Match BGU89 1.8V Figure 11 below shows a direct comparison of 1575 MHz IM2 distortion level at the output of the LNA as a function of single tone input power. The jammer immunity match results in a suppression of approximately 49 db for the 1575 MHz IM2 product. In terms of input 2 nd order intercept point, or IIP2, the 49 db suppression of the IM2 product corresponds to a 49 db increase in IIP2 level: IIP2 = P1in + P2in IIM2 All information provided in this document is subject to legal disclaimers. NXP B.V. 213. All rights reserved. Application Note Rev. 1 27 May 213 13 of 22

where IIM2 is the input-referred IM2 level, and all power levels are in dbm. So, for the baseline case for -3 dbm input power level per tone, IIP2 = ( 3) + ( 3) ( 36 Gain[1575MHz]) = 6 dbm And for the jammer immunity case, IIP2 = ( 3) + ( 3) ( 85 Gain[1575MHz]) = 43 dbm -1-2 -3-4 Pout (dbm) -5-6 Δ ~ 49 db -7-8 -9 IM2 Baseline IM2 Immunity -1-11 -12-5 -4-3 -2-1 Pin Single Tone (dbm) Fig 11. IM2 Comparison Jammer Immunity vs. Baseline BGU89 1.8V All information provided in this document is subject to legal disclaimers. NXP B.V. 213. All rights reserved. Application Note Rev. 1 27 May 213 14 of 22

Figure 12 shows a comparison of the current draw as a function of the input power. As can be seen, with the jammer immunity match there is an approximately 24 db difference of input power levels needed to reach a given current draw, once the quiescent current of the part is exceeded. 14 12 1 Δ ~ 24 db Icc (ma) 8 6 4 Immunity Match 2 Baseline Match Δ -6-5 -4-3 -2-1 1 2 Pin Single Tone (dbm) Fig 12. Current Draw Comparison Jammer Immunity vs. Baseline BGU89 1.8V Figure 13 shows the NF with the jammer immunity match. The noise figure is degraded by.35 db due to the additional elements at the input of the LNA. All information provided in this document is subject to legal disclaimers. NXP B.V. 213. All rights reserved. Application Note Rev. 1 27 May 213 15 of 22

2 1.5 NF (db) 1.5 155 156 157 158 159 16 Frequency (MHz) Fig 13. Noise Figure Jammer Immunity Match BGU89 1.8V Also note that an LQG15 ceramic inductor can be used as the series inductor in the input match (L1). A lower cost inductor such as this can be used if it is not required to reach absolute best noise figure. Figure 14 below shows a comparison of measured NF with a 5.6 nh LQW15 inductor as L1 and a 5.6 nh LQG15 inductor as L1. All information provided in this document is subject to legal disclaimers. NXP B.V. 213. All rights reserved. Application Note Rev. 1 27 May 213 16 of 22

2 LQG 15 1.5 LQW15 NF (db) 1.5 155 156 157 158 159 16 Frequency (MHz) Fig 14. Noise Figure Jammer Immunity Match BGU89 1.8V LQW15 vs. LQG15 Input Matching Inductor (L1) 4. Conclusion By changing the input matching topology of NXP s GNSS LNAs, the gain of the circuit in the 8 MHz and 24 MHz bands can be significantly reduced while leaving the in-band gain essentially unaltered. This can be accomplished with the addition of low cost, readily available lumped element components. This has the effect of increasing the immunity to jamming signals in these bands at the expense of noise figure, which increases slightly due to having additional components at the input of the device. To further quantify, Table 3 below show results for the BGU89 for the case of 87 MHz and 2445 MHz jamming signals at a level of -3 dbm at the LNA input. All information provided in this document is subject to legal disclaimers. NXP B.V. 213. All rights reserved. Application Note Rev. 1 27 May 213 17 of 22

Table 3. LTE Band 2 nd Harmonic BGU89 Vcc = 1.8V IM2 Level for Pin @ -3 dbm / Tone Matching Gain Gain Gain Input Noise Figure* Option 87 MHz 2445 MHz 1575 MHz Referred IM2 Level 1575 MHz Baseline 1.7 db 9.5 db 17.8 db -54 dbm.7 db Jammer Immunity -12.8 db -14.9 db 17.8 db -13 dbm 1.5 db** * Includes board and connector losses (.5 db) ** Noise Figure degrades by a further.15 db when using an LQG15 series inductor as L1 All information provided in this document is subject to legal disclaimers. NXP B.V. 213. All rights reserved. Application Note Rev. 1 27 May 213 18 of 22

5. Legal information 5.1 Definitions Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. 5.2 Disclaimers Limited warranty and liability Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors. Right to make changes NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer s own risk. Applications Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer s sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer s applications and products planned, as well as for the planned application and use of customer s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer s applications or products, or the application or use by customer s third party customer(s). Customer is responsible for doing all necessary testing for the customer s applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer s third party customer(s). NXP does not accept any liability in this respect. Export control This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities. Evaluation products This product is provided on an as is and with all faults basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of noninfringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer. In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages. Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer s exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US$5.). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose. 5.3 Trademarks Notice: All referenced brands, product names, service names and trademarks are property of their respective owners. All information provided in this document is subject to legal disclaimers. NXP B.V. 213. All rights reserved. Application Note Rev. 1 27 May 213 19 of 22

6. List of figures Fig 1. Broadband Gain Response Comparison for Baseline and Jammer Immunity Options... 4 BGU89 1.8V... 4 Fig 2. BGU89 Baseline Schematic... 5 Fig 3. Gain and Return Loss vs. Frequency Baseline Match BGU89... 6 Fig 4. Two Tone Test Results (f 1 = 87 MHz, f 2 = 2445 MHz, f spur = 1575 MHz) Baseline Match BGU89 1.8V... 7 Fig 5. Two Tone Test Results (f 1 = 87 MHz, f 2 = 2445 MHz) Baseline Match BGU89 1.8V... 8 Fig 6. Noise Figure Baseline Match BGU89 1.8V.. 9 Fig 7. BGU89 Jammer Immunity Match Schematic... 1 Fig 8. Gain and Return Loss vs. Frequency Jammer Immunity Match BGU89 1.8V... 11 Fig 9. Two-Tone Test Results (f 1 = 87 MHz, f 2 = 2445 MHz, f spur = 1575 MHz) Jammer Immunity Match BGU89 1.8V... 12 Fig 1. Two Tone Test Results (f 1 = 87 MHz, f 2 = 2445 MHz) Jammer Immunity Match BGU89 1.8V... 13 Fig 11. IM2 Comparison Jammer Immunity vs. Baseline BGU89 1.8V... 14 Fig 12. Current Draw Comparison Jammer Immunity vs. Baseline BGU89 1.8V... 15 Fig 13. Noise Figure Jammer Immunity Match BGU89 1.8V... 16 Fig 14. Noise Figure Jammer Immunity Match BGU89 1.8V LQW15 vs. LQG15 Input Matching Inductor (L1)... 17 All information provided in this document is subject to legal disclaimers. NXP B.V. 213. All rights reserved. Application Note Rev. 1 27 May 213 2 of 22

7. List of tables Table 1. List of Components for Baseline Input Match BGU89... 5 Table 2. List of Components for Jammer Immunity Input Match BGU89... 1 Table 3. LTE Band 2 nd Harmonic BGU89... 18 All information provided in this document is subject to legal disclaimers. NXP B.V. 213. All rights reserved. Application Note Rev. 1 27 May 213 21 of 22

8. Contents 1. Introduction... 3 2. Baseline Single Element Match Performance BGU89... 4 3. Input Match for 8 MHz / 24 MHz Jammer Immunity... 9 4. Conclusion... 17 5. Legal information... 19 5.1 5.2 Definitions... 19 Disclaimers... 19 5.3 Trademarks... 19 6. List of figures... 2 7. List of tables... 21 8. Contents... 22 Please be aware that important notices concerning this document and the product(s) described herein, have been included in the section 'Legal information'. NXP B.V. 213. All rights reserved. For more information, visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com Date of release: 27 May 213 Document identifier: