74AC139 74ACT139 Dual 1-of-4 Decoder/Demultiplexer

Similar documents
74AC138 74ACT138 1-of-8 Decoder/Demultiplexer

74AC191 Up/Down Counter with Preset and Ripple Clock

MM74HC14 Hex Inverting Schmitt Trigger

MM74HC174 Hex D-Type Flip-Flops with Clear

MM74HC273 Octal D-Type Flip-Flops with Clear

DM74LS00 Quad 2-Input NAND Gate

DM74LS151 1-of-8 Line Data Selector/Multiplexer

DM74LS05 Hex Inverters with Open-Collector Outputs

CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

DM74LS157 DM74LS158 Quad 2-Line to 1-Line Data Selectors/Multiplexers

74VHC574 Octal D-Type Flip-Flop with 3-STATE Outputs

74F74 Dual D-Type Positive Edge-Triggered Flip-Flop

CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate

CD4043BC CD4044BC Quad 3-STATE NOR R/S Latches Quad 3-STATE NAND R/S Latches

DM74LS153 Dual 1-of-4 Line Data Selectors/Multiplexers

MM74HC4538 Dual Retriggerable Monostable Multivibrator

CD4013BC Dual D-Type Flip-Flop

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset

DM7474 Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs

DM74LS169A Synchronous 4-Bit Up/Down Binary Counter

DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control

CD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop

DM74LS47 BCD to 7-Segment Decoder/Driver with Open-Collector Outputs

DM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock

DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs

CD4013BC Dual D-Type Flip-Flop

74F675A 16-Bit Serial-In, Serial/Parallel-Out Shift Register

DM Segment Decoder/Driver/Latch with Constant Current Source Outputs

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer


MM74C74 Dual D-Type Flip-Flop

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

74VHC112 Dual J-K Flip-Flops with Preset and Clear

DM74121 One-Shot with Clear and Complementary Outputs

74LS193 Synchronous 4-Bit Binary Counter with Dual Clock

INTEGRATED CIRCUITS. 74LVC08A Quad 2-input AND gate. Product specification IC24 Data Handbook Jun 30

DM74157 Quad 2-Line to 1-Line Data Selectors/Multiplexers

74LVX132 Low Voltage Quad 2-Input NAND Schmitt Trigger

MC74AC138, MC74ACT of-8 Decoder/Demultiplexer

CD4040BC, 12-Stage Ripple Carry Binary Counters CD4060BC, 14-Stage Ripple Carry Binary Counters

HCF4001B QUAD 2-INPUT NOR GATE

CD4008BM CD4008BC 4-Bit Full Adder

DM54LS260 DM74LS260 Dual 5-Input NOR Gate

CD4027BM CD4027BC Dual J-K Master Slave Flip-Flop with Set and Reset

HCF4010B HEX BUFFER/CONVERTER (NON INVERTING)

4-bit binary full adder with fast carry CIN + (A1 + B1) + 2(A2 + B2) + 4(A3 + B3) + 8(A4 + B4) = = S1 + 2S2 + 4S3 + 8S4 + 16COUT

HCF4081B QUAD 2 INPUT AND GATE

5485 DM5485 DM Bit Magnitude Comparators

HCF4028B BCD TO DECIMAL DECODER

54157 DM54157 DM74157 Quad 2-Line to 1-Line Data Selectors Multiplexers

HCF4070B QUAD EXCLUSIVE OR GATE

DM74LS373/DM74LS374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

Quad 2-Line to 1-Line Data Selectors Multiplexers

MC14008B. 4-Bit Full Adder

.LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M74HC154 4 TO 16 LINE DECODER/DEMULTIPLEXER. HIGH SPEED tpd = 15 ns (TYP.) at VCC =5V

MC14001B Series. B Suffix Series CMOS Gates MC14001B, MC14011B, MC14023B, MC14025B, MC14071B, MC14073B, MC14081B, MC14082B

MM54C150 MM74C Line to 1-Line Multiplexer

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION PLASTIC N SUFFIX CASE 648 SOIC D SUFFIX CASE 751B

HCF4056B BCD TO 7 SEGMENT DECODER /DRIVER WITH STROBED LATCH FUNCTION

1 TO 4 CLOCK BUFFER ICS551. Description. Features. Block Diagram DATASHEET

5495A DM Bit Parallel Access Shift Registers

DM54161 DM74161 DM74163 Synchronous 4-Bit Counters

HIGH SPEED-10 MBit/s LOGIC GATE OPTOCOUPLERS

74HC154; 74HCT to-16 line decoder/demultiplexer

54191 DM54191 DM74191 Synchronous Up Down 4-Bit Binary Counter with Mode Control

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

54LS169 DM54LS169A DM74LS169A Synchronous 4-Bit Up Down Binary Counter

Features. Instruction. Decoder Control Logic, And Clock Generators. Address Compare amd Write Enable. Protect Register V PP.

Obsolete Product(s) - Obsolete Product(s)

CD4093BM CD4093BC Quad 2-Input NAND Schmitt Trigger

DM74184 DM74185A BCD-to-Binary and Binary-to-BCD Converters

High-Speed, Low r ON, SPST Analog Switch (1-Bit Bus Switch)

CD4511BM CD4511BC BCD-to-7 Segment Latch Decoder Driver

DG2302. High-Speed, Low r ON, SPST Analog Switch. Vishay Siliconix. (1-Bit Bus Switch with Level-Shifter) RoHS* COMPLIANT DESCRIPTION FEATURES

Description. For Fairchild s definition of Eco Status, please visit:

HCC/HCF4032B HCC/HCF4038B

Description. Table 1. Device summary. Order code Temperature range Package Packaging Marking

74HC138; 74HCT to-8 line decoder/demultiplexer; inverting

. HIGH SPEED .LOW POWER DISSIPATION .COMPATIBLE WITH TTL OUTPUTS M54HCT27 M74HCT27 TRIPLE 3-INPUT NOR GATE. tpd = 9 ns (TYP.

74HC238; 74HCT to-8 line decoder/demultiplexer

54LS193 DM54LS193 DM74LS193 Synchronous 4-Bit Up Down Binary Counters with Dual Clock

FSAL200 Wide Bandwidth Quad 2:1 Analog Multiplexer / De-multiplexer Switch

MADR TR. Single Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. V1. Functional Schematic. Features.

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION

Description. Table 1. Device summary. Order code Temperature range Package Packing Marking

MC74HC132A. Quad 2-Input NAND Gate with Schmitt-Trigger Inputs. High Performance Silicon Gate CMOS

1-of-4 decoder/demultiplexer

MC10SX1190. Fibre Channel Coaxial Cable Driver and Loop Resiliency Circuit

74HC02; 74HCT General description. 2. Features and benefits. Ordering information. Quad 2-input NOR gate

3-to-8 line decoder, demultiplexer with address latches

Features INSTRUCTION DECODER CONTROL LOGIC AND CLOCK GENERATORS COMPARATOR AND WRITE ENABLE EEPROM ARRAY READ/WRITE AMPS 16

74F257A Quad 2-line to 1-line selector/multiplexer, non-inverting (3-State)

MADR TR. Quad Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. 4. Functional Schematic. Features.

74HC377; 74HCT General description. 2. Features and benefits. 3. Ordering information

HCC/HCF4027B DUAL-J-K MASTER-SLAVE FLIP-FLOP

3-input EXCLUSIVE-OR gate. The 74LVC1G386 provides a 3-input EXCLUSIVE-OR function.

TS555. Low-power single CMOS timer. Description. Features. The TS555 is a single CMOS timer with very low consumption:

8-bit binary counter with output register; 3-state

CAT28C64B F R E E. 64K-Bit CMOS PARALLEL EEPROM L E A D FEATURES DESCRIPTION BLOCK DIAGRAM

Transcription:

Dual 1-of-4 Decoder/Demultiplexer General Description The AC/ACT139 is a high-speed, dual 1-of-4 decoder/ demultiplexer. The device has two independent decoders, each accepting two inputs and providing four mutuallyexclusive active-low outputs. Each decoder has an active-low Enable input which can be used as a data input for a 4-output demultiplexer. Each half of the AC/ ACT139 can be used as a function generator providing all four minterms of two variables. Ordering Code: Features Device also available in Tape and Reel. Specify by appending suffix letter X to the ordering code. November 1988 Revised November 1999 I CC reduced by 50% Multifunction capability Two completely independent 1-of-4 decoders Active LOW mutually exclusive outputs Outputs source/sink 24 ma ACT139 has TTL-compatible inputs Order Number Package Number Package Description 74AC139SC M16A 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow Body 74AC139SJ M16D 16-Lead Small Outline Package (SOIC), EIAJ Type II, 5.3mm Wide 74AC139MTC MTC16 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide 74AC139PC N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide 74ACT139SC M16A 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow Body 74ACT139SJ M16D 16-Lead Small Outline Package (SOIC), EIAJ Type II, 5.3mm Wide 74ACT139MTC MTC16 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide 74ACT139PC N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide 74AC139 74ACT139 Dual 1-of-4 Decoder/Demultiplexer Connection Diagram Pin Descriptions Pin Names A 0, A 1 E O 0 O 3 Description Address Inputs Enable Inputs Outputs FACT is a trademark of Fairchild Semiconductor Corporation. 1999 Fairchild Semiconductor Corporation DS009926 www.fairchildsemi.com

Logic Symbols Functional Description The AC/ACT139 is a high-speed dual 1-of-4 decoder/ demultiplexer. The device has two independent decoders, each of which accepts two binary weighted inputs (A 0 A 1 ) and provides four mutually exclusive active-low outputs (O 0 O 3 ). Each decoder has an active-low enable (E). When E is HIGH all outputs are forced HIGH. The enable can be used as the data input for a 4-output demultiplexer application. Each half of the AC/ACT139 generates all four minterms of two variables. These four minterms are useful in some applications, replacing multiple gate functions as shown in Figure 1, and thereby reducing the number of packages required in a logic network. IEEE/IEC FIGURE 1. Gate Functions (Each Half) Truth Table Logic Diagram Inputs Outputs E A 0 A 1 O 0 O 1 O 2 O 3 H X X H H H H L L L L H H H L H L H L H H L L H H H L H L H H H H H L H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays. www.fairchildsemi.com 2

Absolute Maximum Ratings(Note 1) Supply Voltage (V CC ) 0.5V to +7.0V DC Input Diode Current (I IK ) V I = 0.5V 20 ma V I = V CC + 0.5V +20 ma DC Input Voltage (V I ) 0.5V to V CC + 0.5V DC Output Diode Current (I OK ) V O = 0.5V 20 ma V O = V CC + 0.5V +20 ma DC Output Voltage (V O ) 0.5V to V CC + 0.5V DC Output Source or Sink Current (I O ) ±50 ma DC V CC or Ground Current per Output Pin (I CC or I GND ) ±50 ma Storage Temperature (T STG ) 65 C to +150 C Junction Temperature (T J ) PDIP 140 C DC Electrical Characteristics for AC Recommended Operating Conditions Supply Voltage (V CC ) AC 2.0V to 6.0V ACT 4.5V to 5.5V Input Voltage (V I ) 0V to V CC Output Voltage (V O ) 0V to V CC Operating Temperature (T A ) 40 C to +85 C Minimum Input Edge Rate ( V/ t) AC Devices V IN from 30% to 70% of V CC V CC @ 3.3V, 4.5V, 5.5V 125 mv/ns Minimum Input Edge Rate ( V/ t) ACT Devices V IN from 0.8V to 2.0V V CC @ 4.5V, 5.5V 125 mv/ns Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT circuits outside databook specifications. 74AC139 74ACT139 Symbol Parameter V CC T A = +25 C T A = 40 C to +85 C Units Conditions (V) Typ Guaranteed Limits V IH Minimum HIGH Level 3.0 1.5 2.1 2.1 V OUT = 0.1V Input Voltage 4.5 2.25 3.15 3.15 V or V CC 0.1V 5.5 2.75 3.85 3.85 V IL Maximum LOW Level 3.0 1.5 0.9 0.9 V OUT = 0.1V Input Voltage 4.5 2.25 1.35 1.35 V or V CC 0.1V 5.5 2.75 1.65 1.65 V OH Minimum HIGH Level 3.0 2.99 2.9 2.9 Output Voltage 4.5 4.49 4.4 4.4 V I OUT = 50 µa 5.5 5.49 5.4 5.4 V IN = V IL or V IH 3.0 2.56 2.46 I OH = 12 ma 4.5 3.86 3.76 V I OH = 24 ma 5.5 4.86 4.76 I OH = 24 ma (Note 2) V OL Maximum LOW Level 3.0 0.002 0.1 0.1 Output Voltage 4.5 0.001 0.1 0.1 V I OUT = 50 µa 5.5 0.001 0.1 0.1 V IN = V IL or V IH 3.0 0.36 0.44 I OL = 12 ma 4.5 0.36 0.44 V I OL = 24 ma 5.5 0.36 0.44 I OL = 24 ma (Note 2) I IN (Note 4) Maximum Input Leakage Current 5.5 ± 0.1 ± 1.0 µa V I = V CC, GND I OLD Minimum Dynamic 5.5 75 ma V OLD = 1.65V Max I OHD Output Current (Note 3) 5.5 75 ma V OHD = 3.85V Min I CC (Note 4) Maximum Quiescent Supply Current 5.5 4.0 40.0 µa V IN = V CC or GND Note 2: All outputs loaded; thresholds on input associated with output under test. Note 3: Maximum test duration 2.0 ms, one output loaded at a time. Note 4: I IN and I CC @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V CC. 3 www.fairchildsemi.com

DC Electrical Characteristics for ACT V CC T A = +25 C T A = 40 C to +85 C Symbol Parameter Units Conditions (V) Typ Guaranteed Limits V IH Minimum HIGH Level 4.5 1.5 2.0 2.0 V OUT = 0.1V V Input Voltage 5.5 1.5 2.0 2.0 or V CC 0.1V V IL Maximum LOW Level 4.5 1.5 0.8 0.8 V OUT = 0.1V V Input Voltage 5.5 1.5 0.8 0.8 or V CC 0.1V V OH Minimum HIGH Level 4.5 4.49 4.4 4.4 Output Voltage 5.5 5.49 5.4 5.4 V I OUT = 50 µa V IN = V IL or V IH 4.5 3.86 3.76 V I OH = 24 ma 5.5 4.86 4.76 I OH = 24 ma (Note 5) V OL Maximum LOW Level 4.5 0.001 0.1 0.1 Output Voltage 5.5 0.001 0.1 0.1 V I OUT = 50 µa V IN = V IL or V IH 4.5 0.36 0.44 V I OL = 24 ma 5.5 0.36 0.44 I OL = 24 ma (Note 5) I IN Maximum Input Leakage Current 5.5 ±0.1 ±1.0 µa V I = V CC, GND I CCT Maximum I CC /Input 5.5 0.6 1.5 ma V I = V CC 2.1V I OLD Minimum Dynamic 5.5 75 ma V OLD = 1.65V Max I OHD Output Current (Note 6) 5.5 75 ma V OHD = 3.85V Min I CC Maximum Quiescent V IN = V CC 5.5 4.0 40.0 µa Supply Current or GND Note 5: All outputs loaded; thresholds on input associated with output under test. Note 6: Maximum test duration 2.0 ms, one output loaded at a time. AC Electrical Characteristics for AC V CC T A = +25 C T A = 40 C to +85 C Symbol Parameter (V) C L = 50 pf C L = 50 pf Units (Note 7) Min Typ Max Min Max t PLH Propagation Delay 3.3 4.0 8.0 11.5 3.5 13.0 A n to O n 5.0 3.0 6.5 8.5 2.5 9.5 ns t PHL Propagation Delay 3.3 3.0 7.0 10.0 2.5 11.0 A n to O n 5.0 2.5 5.5 7.5 2.0 8.5 ns t PLH Propagation Delay 3.3 4.5 9.5 12.0 3.5 13.0 E n to O n 5.0 3.5 7.0 8.5 3.0 10.0 ns t PHL Propagation Delay 3.3 4.0 8.0 10.0 3.0 11.0 E n to O n 5.0 2.5 6.0 7.5 2.5 8.5 ns Note 7: Voltage Range 3.3 is 3.3V ± 0.3V. Voltage Range 5.0 is 5.0V ± 0.5V www.fairchildsemi.com 4

AC Electrical Characteristics for ACT V CC T A = +25 C T A = 40 C to +85 C Symbol Parameter (V) C L = 50 pf C L = 50 pf Units (Note 8) Min Typ Max Min Max t PLH Propagation Delay A n to O n 5.0 1.5 6.0 8.5 1.5 9.5 ns t PHL Propagation Delay A n to O n 5.0 1.5 6.0 9.5 1.5 10.5 ns t PLH Propagation Delay E n to O n 5.0 2.5 7.0 10.0 2.0 11.0 ns t PHL Propagation Delay E n to O n 5.0 2.0 7.0 9.5 1.5 10.5 ns 74AC139 74ACT139 Note 8: Voltage Range 5.0 is 5.0V ± 0.5V Capacitance Symbol Parameter Typ Units Conditions C IN Input Capacitance 4.5 pf V CC = OPEN C PD Power Dissipation Capacitance 40.0 pf V CC = 5.0V 5 www.fairchildsemi.com

Physical Dimensions inches (millimeters) unless otherwise noted 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow Body Package Number M16A www.fairchildsemi.com 6

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 74AC139 74ACT139 16-Lead Small Outline Package (SOP), EIAJ Type II, 5.3mm Wide Package Number M16D 7 www.fairchildsemi.com

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC16 www.fairchildsemi.com 8

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N16E 74AC139 74ACT139 Dual 1-of-4 Decoder/Demultiplexer Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. LIFE SUPPORT POLICY FAIRCHILD S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com 9 www.fairchildsemi.com