Transition to 4 and 5 BB designs for Ni/Cu/Ag plated cells



Similar documents
Improved Contact Formation for Large Area Solar Cells Using the Alternative Seed Layer (ASL) Process

Compatibility of copper-electroplated cells with metal wrap-through module materials

Screen Printing For Crystalline Silicon Solar Cells

Impact of Materials Prices on Cost of PV Manufacture Part I (Crystalline Silicon)

THE IMPACT OF YIELD STRENGTH OF THE INTERCONNECTOR ON THE INTERNAL STRESS OF THE SOLAR CELL WITHIN A MODULE

F ormation of Very Low Resistance Contact for Silicon Photovoltaic Cells. Baomin Xu, Scott Limb, Alexandra Rodkin, Eric Shrader, and Sean Gamer

ELEC 3908, Physical Electronics, Lecture 15. BJT Structure and Fabrication

High power picosecond lasers enable higher efficiency solar cells.

The Current status of Korean silicon photovoltaic industry and market Sangwook Park LG Electronics Inc.

Industrial n-type solar cells with >20% cell efficiency

Introduction to VLSI Fabrication Technologies. Emanuele Baravelli

Processi chimici localizzati per il fotovoltaico

PRINTED CIRCUIT BOARD SURFACE FINISHES - ADVANTAGES AND DISADVANTAGES

SMD Power Elements Design Guide. 50 A SMD Technology Small Size High Current

Designing with High-Density BGA Packages for Altera Devices

Crystalline Silicon Terrestrial Photovoltaic Cells Supply Chain Procurement Specification Guideline

Sheet Resistance = R (L/W) = R N L

Flexible Mehrlagen-Schaltungen in Dünnschichttechnik:

Make up Epoxy adhesive

Silicon-On-Glass MEMS. Design. Handbook

SpeedLight 2D. for efficient production of printed circuit boards

Excerpt Direct Bonded Copper

Silicon Wafer Solar Cells

Flex Circuit Design and Manufacture.

APPLICATION OF X-RAY COMPUTED TOMOGRAPHY IN SILICON SOLAR CELLS

Solution for Homework #1

WONDERFUL PCB (HK) LIMITED Introduction

For the modifications listed below, the Qualification Approval tests in IEC and IEC 61646, shall be used as a guideline by the assessor:

Solar Photovoltaic (PV) Cells

Bending, Forming and Flexing Printed Circuits

For Touch Panel and LCD Sputtering/PECVD/ Wet Processing

Anodes and Misc Equipment

Mounting Instructions for SP4 Power Modules

LEAD FREE HALOGENFREE. Würth Elektronik PCB Design Conference Lothar Weitzel 2007 Seite 1

Good Boards = Results

Dry Film Photoresist & Material Solutions for 3D/TSV

Use of Carbon Nanoparticles for the Flexible Circuits Industry

Cell-to-Module Gains and Losses in Crystalline Silicon PV. Andrew Gabor Gabor Photovoltaics Consulting, LLC July 10, Intersolar NA

1.Introduction. Introduction. Most of slides come from Semiconductor Manufacturing Technology by Michael Quirk and Julian Serda.

histaris Inline Sputtering Systems

Thermal Simulation of a Power Electronics Cold Plate with a Parametric Design Study

Wafer-based silicon PV technology Status, innovations and outlook

Webinar: HDI 2 Perfection in HDI Optimal use of the HDI technology Würth Elektronik Circuit Board Technology

Light management for photovoltaics. Ando Kuypers, TNO Program manager Solar

Name Electrochemical Cells Practice Exam Date:

Materials Matter For Higher Returns

ECP Embedded Component Packaging Technology

Zero peel strength of acrylic pressure sensitive adhesive is at about 45 C (-50 F).

Wafer Level Fan-out and Embedded Technology for Potable/Wearable/IoT Devices. Max Lu, Deputy Director, SPIL

FLEXIBLE CIRCUITS MANUFACTURING

Sn-Cu Intermetallic Grain Morphology Related to Sn Layer Thickness

WELCOME TO VIASION.

Printed Circuits. Danilo Manstretta. microlab.unipv.it/ AA 2012/2013 Lezioni di Tecnologie e Materiali per l Elettronica

3M Electrically Conductive Adhesive Transfer Tape 9703

Electroplating with Photoresist Masks

Specification for Electroless Nickel/ Electroless Palladium/ Immersion Gold (ENEPIG) Plating for Printed Circuit Boards

Flexible Solutions. Hubert Haidinger Director PE/CAM BU Industrial & Automotive 5.June

Semiconductor doping. Si solar Cell

Electrochemistry Revised 04/29/15

Lecture 12. Physical Vapor Deposition: Evaporation and Sputtering Reading: Chapter 12. ECE Dr. Alan Doolittle

Solar Cell Parameters and Equivalent Circuit

Evaluating Surface Roughness of Si Following Selected Lapping and Polishing Processes

KSC Series Sealed Tact Switch for SMT

Surface Mount Technology cooling for high volumes applications by: Cesare Capriz Aavid Thermalloy via XXV Aprile 32 Cadriano (BO) ITALY

Journal bearings/sliding bearings

Pb-Free Plating for Electronic Components

Results Overview Wafer Edge Film Removal using Laser

DirectFET TM - A Proprietary New Source Mounted Power Package for Board Mounted Power

Precision Leaded Resistors

Electroplating aspects in 3D IC Technology

PV-FZ Silicon Wafers for High Efficiency Solar Cells

Graduate Student Presentations

Overview of Optical Recording Technology- Current Status and Near Term Projections

Mechanical Properties of Metals Mechanical Properties refers to the behavior of material when external forces are applied

Solutions without Boundaries. PCB Surface Finishes. Todd Henninger, C.I.D. Sr. Field Applications Engineer Midwest Region

Power distribution systems

Power Dissipation Considerations in High Precision Vishay Sfernice Thin Film Chips Resistors and Arrays (P, PRA etc.) (High Temperature Applications)

Injection moulding and modelling on a micro scale

SOLDER CHARGE SMT: THE DESIGN AND VALIDATION OF NEW SOLDER ATTACH TECHNOLOGIES

Webinar HDI Microvia Technology Cost Aspects

Characterization and Kinetics of the Interfacial Reactions in Solder Joints of Tin-Based Solder Alloys on Copper Substrates

How to Build a Printed Circuit Board. Advanced Circuits Inc 2004

Optical Disc and Solar Annual Press/Analyst Conference - March 26, 2010

A Manufacturing Technology Perspective of: Embedded Die in Substrate and Panel Based Fan-Out Packages

Eco Pelmet Modelling and Assessment. CFD Based Study. Report Number R1D1. 13 January 2015

FLEXIBLE COPPER & ALUMINIUM CONNECTIONS. Product Range 1 VGL - ALLIED CONNECTORS

Lead-Free Product Transition: Impact on Printed Circuit Board Design and Material Selection

Auditing a Printed Circuit Board Fabrication Facility Greg Caswell

Package Trends for Mobile Device

Design qualification and type approval of PV modules

CHAPTER 5. OVERVIEW OF THE MANUFACTURING PROCESS

EARTHING SYSTEM CALCULATION

HETEROJUNCTION TECHNOLOGY THE SOLAR CELL OF THE FUTURE

Chip-on-board Technology

Espotel Test Laboratory Services. November 20, 2014

LUXEON LEDs. Circuit Design and Layout Practices to Minimize Electrical Stress. Introduction. Scope LED PORTFOLIO

MEMS Processes from CMP

Transcription:

6th Workshop on Metallization & nterconnection for Crystalline Silicon Solar Cells Transition to 4 and 5 BB designs for Ni/Cu/Ag plated cells Rena Technologies: Trina Solar: MacDermid Enthone: N.Bay, J.Burschik, A.DeRose, A.Hoffmann, H.Kühnlein, M.Passig, D.Pysch, M.Sieber, K.Vosteen Y.Shengzhao, P.Verlinden K.Crouse, B.Lee, A.Letize

Overview Motivation Process sequence Simulation Optimal metal mass Comparison of simulation and experimental results Finger and solder adhesion Total cost of ownership Conclusion 2 2

Motivation Advantages of more busbars Shorter effective finger length reduced Rs Potential metal reduction Advantages of an electroplated grid Narrow finger width achievable Copper substitutes silver reduced material costs TRPV 2016 3 busbars 4 busbars 5 busbars busbarless 3 3

Process sequence Process Sequence Laser contact opening (LCO) of SiNx; UV pico sec Single side inline processing Pretreat (to remove native oxide) Ni LP (contact layer and diffusion barrier) Cu LP (conducting layer) m Ag (solderable layer) Thermal anneal Front side layout 150 finger, BB layout to keep shading similar 3x 1.5mm 4x 1 mm 5x 0.9 mm Material Cz-Al BSF solar cells with 120 Ohm emitter Reduced surface concentration Deeper diffusion Emitter used for these experiments processed by Trina solar 4 4

Simulation Gridsim 1 simulations Assumptions: Variation just in finger length All busbar parameters assumed as constant width height conductivity Grid was optimized to a minimal power loss for a 3 busbar design R s,total = 0.36 Ω cm 2 fixed as goal parameter for all busbar designs Finger height (cross section) for 4 and 5 BB was varied to match R s no. busbar h finger length (mm) R S total finger height (µm) finger cross section (Ω cm 2 ) area (mm 2 ) 3 25 0.36 11 0.041 4 19 0.36 6 0.018 5 15 0.36 4 0.011 w 1) A. Mette 2007 5 5

Optimal metal mass A level for the FF of 80.2% is considered to be sufficiently metallised A 30 % metal reduction can be achieved with 5 BBs Results from simulation and experiment differ Metal deposition /mg Metal reduction / % BB Simulation Experimental Simulation Experimental 3 130 75-90 0 0 4 65 60-72 50 20 5 46 50-65 65 30 6 6

Efficiency Lower metal mass Above 0.15% efficiency gain is achieved with more busbars 4 busbar cells have a reduced shaded area compared to 3,5 busbar cells Best cells Eta = 19.5% 7 7

Comparison of simulation and experimental results There is a significant deviation from simulation to experiment Finger width varies across cell Finger roughness Metal mass is not uniformly deposited on BB and fingers 8 8

Finger adhesion Finger adhesion is tested with a tape test that is close to PC- TM-650 (printed circuit boards) 3 BB 4 BB 5 BB 9 Finger adhesion seems to be influenced by metal mass This could be related to mechanical stress in the metal stack Or geometric, broader fingers have more surface for the adhesive tape to attach to 9

Finger adhesion Shear test No difference between the groups More investigation necessary 10 Pragmatic approach: finger adhesion is on a good level and having narrower fingers is certainly not a disadvantage 10

Solder adhesion 90 peel test Force per busbar area is approximately the same Peel forces are mostly above 1 N/mm Low values can partly be explained by manual assembly Adhesion is good enough to cause wafer fracture in peel test 11 11

Total cost of ownership Three busbars Plating 12,0 Lower consumable costs Higher tool costs TCoO=9.0 ct/wafer 10,0 23% Screen printing Ag price 480 /kg (March 2016) Double print 90mg paste Lower tool costs ct/wafer 8,0 6,0 50.1% 72.2% others consumables depreciation TCoO=12.4 ct/wafer 4,0 25.5% 2,0 Others: labour, facility, waste treatment, etc. 12 0,0 24.4% plating 4.8% screen printing 12

Savings in TCoO for plating Transition from 3 to 5 BB: Cost reduction consumables ~ 75% Shorter plating bath ~25% equals ~35 mg Ag paste deposition Efficiency gain not accounted for Potential saving BB Simulation Experimental 3 to 4 6 % 3 % 3 to 5 8 % 4 % TCoO ( ct/wafer) 9,2 9 8,8 8,6 8,4 8,2 8 7,8 9 9 Experiment Simulation 8,75 8,61 8,5 8,3 3 4 5 Busbars 13 13

Conclusion Transition from 3 to 4 or 5 busbars is on its way 4, 5 BB cells were processed with electroplated NiCuAg grid that Need less metal deposit Show better finger adhesion Comparable solder adhesion to 3 BB cells CoO for plated cells is improved by Lower consumption 14 Smaller production tool 14

Thank you for your attention Although not everyone will agree that having less metal is a good thing Mike Judge 15 15