Writing Gerber Files from Cadence APD/Allegro for NETEX-G



Similar documents
Electromagnetic and Circuit Co-Simulation and the Future of IC and Package Design. Zoltan Cendes

Detailed information about Gerber, NC Drill and NC Route.

Using CAD Data in Assembly - Advantages and Pitfalls

Notes for OrCAD PCB Designer

OurPCB Gerber Generation - Altium

PCB Design. Gabe A. Cohn. May Using Altium Designer/DXP/Protel. Electrical Engineering University of Washington

Laboratory 2. Exercise 2. Exercise 2. PCB Design

3. On the top menu bar, click on File > New > Project as shown in Fig. 2 below: Figure 2 Window for Orcad Capture CIS

Core Power Delivery Network Analysis of Core and Coreless Substrates in a Multilayer Organic Buildup Package

DFA (Design For Assembly) This Application Note describes how to use the DFA functionality and the different settings.

Trace Layer Import for Printed Circuit Boards Under Icepak

Tanner EDA L-edit (Layout Editor)

Graser User Conference Only

Executive Summary. Table of Contents

Best Practices in PCB Design: Exporting Gerber Files

Release Highlights for CAM350 Product Version 10.2

Automating Inter-Layer In-Design Checks in Rigid-Flex PCBs

CNC USB dual layer PCB milling

Page 1

Tutorials Drawing a 555 timer circuit

2013 G Miller. 3 Axis Brushless Gimbal Controller Manual

FlowCAD. FlowCAD Webinar. OrCAD / Allegro PCB Editor Tipps und Tricks.

Release Highlights for CAM350 Product Version 11.0

Complete. PCB Design Using. NI Multisim, NI Ultiboard, LPKF CircuitCAM and BoardMaster. pg. 1. Wei Siang Pee

Tips & Tricks. Allegro PCB Editor. April Ed Hickey Product Engineer Cadence Design Systems

P C B Wiz a r d 3 T u t o r i a l 3 Drawing a test probe circuit

KiCad Step by Step Tutorial

ANSYS for Tablet Computer Design

Multilevel Socket Technologies

KiCad Step by Step Tutorial

Webinar HDI Microvia Technology Cost Aspects

EXPRESS PCB TUTORIAL Author: Lee Morey Revised: JE Feb 2015

Lab 3: PCB design with EAGLE

This presentation is courtesy of PCB3D.COM

Page 1

IIB. Complete PCB Design Using OrCAD Capture and PCB Editor. Kraig Mitzner. ~»* ' AMSTERDAM BOSTON HEIDELBERG LONDON ^ i H

Designing with High-Density BGA Packages for Altera Devices

1.Introduction. Introduction. Most of slides come from Semiconductor Manufacturing Technology by Michael Quirk and Julian Serda.

Altium Designer Guide

DESIGN GUIDELINES FOR LTCC

Influence of the Socket on Chip-level ESD Testing

PCB Board Design. PCB boards. What is a PCB board

PCB Design Conference - East Keynote Address EMC ASPECTS OF FUTURE HIGH SPEED DIGITAL DESIGNS

PCB Design with Altium: Schematic Entry, Libraries, and Designing Components

Getting Started with PCB Design Studio (Concept HDL Version) Product Version 14.2 January 2002

Pro/ENGINEER Wildfire 4.0 Basic Design

Quadcept Tutorial. Product Version August 2014

IPC-D-356 Simplified. Written by Rich Nedbal. DownStream Technologies, LLC IPC-D-356 Simplified Page 1

Prototyping Printed Circuit Boards

Modeling Physical Interconnects (Part 3)

DFA ((Dynamic) Design For Assembly) This Application Note describes how to use the DFA functionality and the different settings.

Steps to PCB design using Orcad.

TINA. PCB Design Manual. DesignSoft.

CIRCUITS AND SYSTEMS- Assembly and Printed Circuit Board (PCB) Package Mohammad S. Sharawi ASSEMBLY AND PRINTED CIRCUIT BOARD (PCB) PACKAGE

Connectivity in a Wireless World. Cables Connectors A Special Supplement to

Capacitive Touch Sensor Project:

OrCad Layout Plus PCB Tutorial

Development of a Design & Manufacturing Environment for Reliable and Cost-Effective PCB Embedding Technology

The Turning of JMP Software into a Semiconductor Analysis Software Product:

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT BIT DIFFERENTIAL ADC WITH I2C LTC2485 DESCRIPTION

1. Single sided PCB: conductors on only one surface of a dielectric base.

ANN Based Modeling of High Speed IC Interconnects. Q.J. Zhang, Carleton University

PCB Artist Tutorial:

Table of Contents Getting Started... 3 The Motors... 4 The Control Board... 5 Setting up the Computer with Mach Starting up the Equipment...

Managing Connector and Cable Assembly Performance for USB SuperSpeed

Bluetooth + USB 16 Servo Controller [RKI-1005 & RKI-1205]

CHAPTER 5. OVERVIEW OF THE MANUFACTURING PROCESS

Improved Allegro to Pro/E Bidirectional Data Exchange

Webinar: HDI 2 Perfection in HDI Optimal use of the HDI technology Würth Elektronik Circuit Board Technology

Ball Grid Array (BGA) Technology

Touch Screen for Pictiva OLED display. Application Note. Introduction

FIS Module Programmer Instruction Manual (Version 1.0)

Connector Launch Design Guide

PCB Tools Documentation

Petrel TIPS&TRICKS from SCM

Reverse Engineering: Printed Circuit Boards. Dr. Tarek A. Tutunji Philadelphia University, Jordan

FAQ s on Siemens Magmeters

CNC Milling/ Routing Training

Copyright 2008 IEEE. Reprinted from ECTC2008 Proceedings.

Order steps & the meaning of the options:

ELECTRODYNAMICS 05 AUGUST 2014

Converting third-party designs to Allegro. Existing and not existing CAD Translators and/or methods of translation.

INVITATION FOR QUOTATION

Importing and Exporting Design Files. Contents

Simulation of Embedded Components in PCB Environment and Verification of Board Reliability

A Program for PCB Estimation with Altium Designer

Understanding the Alternator

KZ0224UW INSTALLATION MANUAL SURGE PROTECTED CCTV POWER SUPPLY 24V AC, 5 AMP KZMI /12/01

Application Note: PCB Design By: Wei-Lung Ho

Orcad Layout. Autorouter User s Guide

Cadence SiP Design Connectivity-driven implementation and optimization of singleor multi-chip SiPs

TEECES DOME LIGHTING SYSTEMS

MICRO SFP+ CONNECTOR & CABLE ASSEMBLY

PCB Prototyping Machine. Auto Lab. Tutorial MITS Electronics

Optimizing Insertion Extraction Force in a Pin-Socket Interconnect

HDI-Baugruppen der Zukunft - Applikationen, Entwurf, Technologien

CATIA Electrical Harness Design TABLE OF CONTENTS

PCB ROUTERS AND ROUTING METHODS

MET 306 Activity 6. Using Pro/MFG Milling Operations Creo 2.0. Machining a Mast Step

Transcription:

Writing Gerber Files from Cadence APD/Allegro for NETEX-G Steve DiBartolomeo Applications Manager Artwork Conversion Software, Inc.

Artwork's NETEX-G program uses Gerber files and drill files to extract the net geometry from IC packages and PCBs. If you are using Cadence APD or Allegro as your design tool there is a right way (and many wrong ways) to create your Gerber data. Here are guidelines on how to do it the right way. Crossection Examine the design's crossection. If this is a wirebond part you will have at least one wirebond layer. A typical crossection (the one used to illustrate this paper) is shown below: For this design we need to output the following conductor subclasses to Gerber films TOP - this will contain only the wires and is used by NETEX-G to pass the wire data (it would have been better to call this subclass wirebond to avoid confusion) TOP_COND - this is the top layer of metal VCC - this is the VCC power plane GND - this is the GND plane BOTTOM - this is the bottom of the BGA Dec. 03 Exporting Gerber from Cadence APD for NETEX-G Page 2

Artwork To get Gerber files out, you must use the Manufacturing Artwork dialogs. There are two dialogs. One is used to set up general parameters and the other defines the photoplot layers and how to build them. you must select Gerber RS274X don't really care - since we are going 1:1 our film is typicall onl 2 to 3 inches across. Select leading zero suppression only and suppress equal coordinates. Use 5.3 places for mm and 3.5 places for inches. If your design is in mm or um use Millimeters. must be 1.0000 Dec. 03 Exporting Gerber from Cadence APD for NETEX-G Page 3

Artwork Configuration cont... no rotation! no offset don't care For power planes you can use positive or negative but I find it less confusing if all Gerber files have the same polarity. No mirroring. Special Hints on Setting up the Films wirebond - a new film named wirebond is created and the CONDUCTOR/TOP layer is assigned to this film. You do not want the VIACLASS/TOP or PIN- CLASS/TOP on this film. Just the wires which are classified as conductors.if there were more than one wirebond type subclass you would create a new film for each wirebond subclass. On the top.art (top metal) I remove the PIN/TOP_COND subclass because this contains the die pads and I don't want them as part of my top metal. I created a new film called via and assign it the VIA- CLASS/BOTTOM subclass. This saves me the need to create a drill file for my vias and convert it back to Gerber. Dec. 03 Exporting Gerber from Cadence APD for NETEX-G Page 4

View of top.art and wirebond.art View of top.art and bottom.art NETEX Stackup the top item in the stackup is the wirebond. Then comes the top metal. No dielectric is needed between a wirebond layer and the metal layer below it. Dec. 03 Exporting Gerber from Cadence APD for NETEX-G Page 5

NETEX-G Preference Settings for ANF output you must select Leonov polygons. these parameters control how many vertices are used. NETEX-G Drill Dialog In order to interconnect the planar layers we must use a "drill" or via info. The Gerber layer created called via contains info about where each via is located. The via runs from stackup layer 2 (top metal) to stackup layer 8 (bottom). Dec. 03 Exporting Gerber from Cadence APD for NETEX-G Page 6

Labeling NETS and Creating Padstacks for Solder Balls To make a more useful ANF file it is helpful to label the nets since the Gerber data has no net labels. It is also necessary to create a pad stack where each solder ball is to be attached. The easiest way to do this when working with Cadence is to export an AIF file that contains information about the die pads, wires, fingers and ball pads. Then import the AIF file into NETEX-G. To create the AIF file use the File Export AIF menu selection and then select the output file from the dialog. Importing AIF into NETEX-G Creating Net Labels: to get to this dialog go the Labels button and then select Import AIF Select the AIF file and get the net coordinates from the Ball Pads. Make sure to assign the correct stackup layer to examine - in this example it is the bottom.gbr or stackup 8. Solderballs - to create a padstack for the solder balls check the Node section and use the ball pads on stackup layer 8. Padstacks - make sure to check Import Padstacks from AIF if you are creating pads for solderballs. Dec. 03 Exporting Gerber from Cadence APD for NETEX-G Page 7

ANF Output Having properly built the stackup and defined the via in NETEX-G and having imported the AIF file to label the nets and create padstacks for the solder pads we start NETEX-G and output an ANF file. This file is then imported into Ansoft Links in order to assign wire parameters, add the solder balls and export a 2D or 3D simulation databse. the Ansoft Neutral File (ANF) produced by NETEX- G from the Gerbers output from Cadence APD. Here you can see two selected nets. The wire is part of the net even though it does not highlight. Dec. 03 Exporting Gerber from Cadence APD for NETEX-G Page 8