VGA video signal generation



Similar documents
Digital Systems Design. VGA Video Display Generation

Sprites in Block ROM

Lesson 10: Video-Out Interface

Below is a diagram explaining the data packet and the timing related to the mouse clock while receiving a byte from the PS-2 mouse:

Note monitors controlled by analog signals CRT monitors are controlled by analog voltage. i. e. the level of analog signal delivered through the

An Example VHDL Application for the TM-4

12. A B C A B C A B C 1 A B C A B C A B C JK-FF NETr

Lenguaje VHDL. Diseño de sistemas digitales secuenciales

Digital Design with VHDL

Introduction to graphics and LCD technologies. NXP Product Line Microcontrollers Business Line Standard ICs

White Paper. Flat Panel Display Interface Technologies

Video Fall 2009 Lecture 12

Technical Note TN_158. What is the Camera Parallel Interface?

Chapter I Model801, Model802 Functions and Features

CONTENTS. Section 1 Document Descriptions Purpose of this Document Nomenclature of this Document... 3

BMW CAR-PC MONITOR MODEL SPECIFICATION BMW3/5 SERIES. Model Name : BMW-100P Paper Version : Ver 1.0

USER MANUAL MODEL

Digital Design with Synthesizable VHDL

VHDL programmering H2

CPE 462 VHDL: Simulation and Synthesis

Preliminary Draft May 19th Video Subsystem

(1) D Flip-Flop with Asynchronous Reset. (2) 4:1 Multiplexor. CS/EE120A VHDL Lab Programming Reference

CNC FOR EDM MACHINE TOOL HARDWARE STRUCTURE. Ioan Lemeni

Monitor Characteristics

MONOCHROME RGB YCbCr VIDEO DIGITIZER

LAB #3 VHDL RECOGNITION AND GAL IC PROGRAMMING USING ALL-11 UNIVERSAL PROGRAMMER

if-then else : 2-1 mux mux: process (A, B, Select) begin if (select= 1 ) then Z <= A; else Z <= B; end if; end process;

Preface: HP w19 LCD Monitor

Second Display Installation Guide Point-of-Sale Hardware System

White Paper Thin-Film-Transistor (TFT) LCD Display Control Electronics Design and Operation Revision 1.0

Modular Video Matrix Switchers and Signal Cards

Scart/Video to HDMI Scaler Box

PC/HD to 1080p DVI Scaler Box. Operation Manual DIGISCALE

1. General Description

MicroVGA - Device Overview

Computer Peripherals

Sympodium Interactive Pen Display

RGB - CGA, EGA, HD to VGA Converter ID# 657

VE02AL / VE05AL / VE02ALR VGA & Stereo Audio CAT5 Extender with Chainable Output

ECE 3401 Lecture 7. Concurrent Statements & Sequential Statements (Process)

PC to TV Converter Box

Comp 410/510. Computer Graphics Spring Introduction to Graphics Systems

Lab 7: VHDL 16-Bit Shifter

PT-LB55NT S P E C F I L E. Micro-Portable Wireless LCD Projector. As of February Specifications subject to change without notice.

RGB for ZX Spectrum 128, +2, +2A, +3

Quadro Professional Drivers Quadro FX 3800/4800/5800 and Quadro CX SDI User s Guide. Version 2.0

Lab #5: Design Example: Keypad Scanner and Encoder - Part 1 (120 pts)

PRODUCT NO.: PT-P1SD PRODUCT NAME: Digital SD Slide Projector

Using the Siemens S65 Display

Instruction Guide. Professional VGA to NTSC/PAL TV Converter with Remote VGA2NTSCPRO. The Professionals Source For Hard-to-Find Computer Parts

Asynchronous & Synchronous Reset Design Techniques - Part Deux

SMART Podium Interactive Pen Display

Video display interfaces

Digitizer Capture Card - PCI RGB User Manual

Multi Stream Transport (MST) Hub CSV-5200

AD201, STC106, STC109, STC204, STC302, STC304, STC309, STC311

Technical data. General specifications. Indicators/operating means. 30 Hz Multiplex operation 30 Hz / n, n = number of sensors, n 5

Basics of Video: From Simple Analog to HDTV

Important Question with Answer

Agilent N8973A, N8974A, N8975A NFA Series Noise Figure Analyzers. Data Sheet

Prepared by: Paul Lee ON Semiconductor

Neo-Neon. LED Vision Mesh Screen Operation Manual. LED Vision Mesh Screen. Neo-Neon International Ltd He Shan Decorative Lighting Company Limited

0832 Dot Matrix Green Display Information Board User s Guide

CHAPTER 11: Flip Flops

Index. ROPIX P18 Hardware ROPIX P18 Software ROPIX P18

VHDL GUIDELINES FOR SYNTHESIS

Skyworth LCD Video Wall Controller User Manual Please read the user guide book carefully before using this product

Troubleshooting. Before you call for assistance

RADEON 9700 SERIES. User s Guide. Copyright 2002, ATI Technologies Inc. All rights reserved.

Implementation of Web-Server Using Altera DE2-70 FPGA Development Kit

Magic Poker 2 Manual

TFT LCD COLOR MONITOR OPERATION MANUAL

Using Xilinx ISE for VHDL Based Design

Matrox MED Series. User Guide. MED2mp-DVI MED3mp-DVI MED5mp-DVI MED5mp

Job costing with TimePilot time and attendance systems

USER MANUAL VS92A / VS94A / VS98A

OPERATION MANUAL. MV-410RGB Layout Editor. Version 2.1- higher

SAFETY WARNINGS. Important Safety Instructions. FCC Notice. Caution

Car Racing Game. Figure 1 The Car Racing Game

NTI INCORPORATED. 13W3M-15HDF-ID. VGA Monitor-to-SUN Video Port Adapter Installation Manual. Man078 Rev Date October 28, 2004

Memory unit. 2 k words. n bits per word

Describe the Create Profile dialog box. Discuss the Update Profile dialog box.examine the Annotate Profile dialog box.

QUADRO AND NVS DISPLAY RESOLUTION SUPPORT

Building a Simulink model for real-time analysis V Copyright g.tec medical engineering GmbH

Alcatel-Lucent OmniPCX Enterprise Communication Server TA-MMK (MMK V2)

WINSTAR_TFT Application Note

Technical data. General specifications. Indicators/operating means. Electrical specifications Operating voltage U B Power consumption P 0 Interface

PLL2210W LED LCD Monitor

RADview/TDM. Element Management System for TDM Applications Optimux-T RAD Data Communications Publication 06/05

LED red (-): Measuring value < lower tolerance threshold LED red (+): Measuring value > upper tolerance threshold. Page 1/6

microgranny 2.0 manual draft

Central Processing Unit (CPU)

FlexiFlex - FlexiFleXL - RigiFlex - RigiFleXL

Manual Software SPECTRO3-MONITORING V5.0

HEGS5300 CCTV Control Keyboard

Transcription:

A VGA display controller VGA video signal generation A VGA video signal contains 5 active signals: horizontal sync: digital signal, used for synchronisation of the video vertical sync: digital signal, used for synchronisation of the video red (R): analog signal (0-0.7 v), used to control the color green (G): analog signal (0-0.7 v), used to control the color blue (B): analog signal (0-0.7 v), used to control the color By changing the analog levels of the three RGB signals all other colors are produced The electron beam must be scanned over the viewing screen in a sequence of horizontal lines to generate an image. The RGB color information in the video signal is used to control the strength of the electron beam Page 2

640 (0,0) (639,0) 480 (0,479) (639,479) Page 3 The screen refresh process s in the top left corner and paints 1 pixel at a time from left to right. At the end of the first row, the row increments and the column address is reset to the first column. Once the entire screen has been painted, the refresh process s again The video signal must redraw the entire screen 60 times per second to provide for motion in the image and to reduce flicker: this period is called the refresh rate. Refresh rates higher than 60 Hz are used in PC monitors In 640 by 480-pixel mode, with a 60 Hz refresh rate, this is approximately 40 ns per pixel. A 25 MHz clock has a period of 40 ns Page 4

The vertical sync signal tells the monitor to start displaying a new image or framme, and the monitor starts in the upper left corner with pixel (0,0) The horizontal sync signal tells the monitor to refresh another row of 640 pixels After 480 rows of pixels are refreshed with 480 horizontal sync signals, a vertical sync signal resets the monitor to the upper left corner and the process continues During the time when pixel data is not being displayed and the beam is returning to the left column to start another horizontal scan, the RGB signals should all be set to black color (all zero) In a PC graphics card, a dedicated memory location is used to store the color value of every pixel in the display. This memory is read out as the beam scanns across the screen to produce the RGB signals Page 5 vertical sync horizontal sync Page 6

horizontal sync 640 660 756 800 h_count vertical sync 480 494 495 525 v_count Page 7 25MHz clock row sync generation counters col hsync vsync monitor pixel RAM or pixel generator R G B Page 8

VGA connector 1K 1 R R 2 1K 2 G flat cable (female) G B hsync vsync 3 4 5 6 1K 3 13 14 B hsync vsync VGA connector (female) GND 1 5 GND 6 RGND 7 GGND 8 BGND Page 9 library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; entity vga is port(clk, reset : in std_logic; red, green, blue : in std_logic; r, g, b, hsync, vsync : out std_logic; row : out std_logic_vector(8 downto 0); column : out std_logic_vector(9 downto 0)); end vga; architecture synt of vga is signal videoon, videov, videoh : std_logic; signal hcount, vcount : std_logic_vector(9 downto 0); Page 10

hcounter: process (clk, reset) if reset='1' then hcount <= (others => '0'); else if (clk'event and clk='1') then if hcount=799 then hcount <= (others => '0'); else hcount <= hcount + 1; process (hcount) videoh <= '1'; column <= hcount; if hcount>639 then videoh <= '0'; column <= (others => '0'); Page 11 vcounter: process (clk, reset) if reset='1' then vcount <= (others => '0'); else if (clk'event and clk='1') then if hcount=699 then if vcount=524 then vcount <= (others => '0'); else vcount <= vcount + 1; process (vcount) videov <= '1'; row <= vcount(8 downto 0); if vcount>479 then videov <= '0'; row <= (others => '0'); Page 12

sync: process (clk, reset) if reset='1' then hsync <= '0'; vsync <= '0'; else if (clk'event and clk='1') then if (hcount<=755 and hcount>=659) then hsync <= '0'; else hsync <= '1'; if (vcount<=494 and vcount>=493) then vsync <= '0'; else vsync <= '1'; videoon <= videoh and videov; Page 13 colors: process (clk, reset) if reset='1' then r <= '0'; g <= '0'; b <= '0'; elsif (clk'event and clk='1') then r <= red and videoon; g <= green and videoon; b <= blue and videoon; end synt; Page 14

Page 15