WINSTAR_TFT Application Note
|
|
|
- Gladys Barber
- 9 years ago
- Views:
Transcription
1 a-si TFT for SSD1963 Controller 320xRGBx240 for 3.5 QVGA 480xRGBx272 for 4.3 WQVGA 320xRGBx240 for 5.7 QVGA 640xRGBx480 for 5.7 VGA 800xRGBx480 for 7.0 WVGA 262K color Vresion 3.0 Date:2010/07/05 Date : 2010/07/05 1
2 1 RECORD OF REVISION FEATURES APPLICATION CIRCUIT inch QVGA inch WQVGA inch QVGA inch VGA inch WVGA MCU Interface Timing Mode Mode Write Cycle Pixel Data Format REFERENCE INITIAL CODE : BIT-80 interface mode,262k color,3.5_panel:320xrgbx BIT-80 interface mode,262k color,4.3_panel:480xrgbx BIT-80 interface mode,262k color,5.7_panel:320xrgbx BIT-80 interface mode,262k color,5.7_panel:640xrgbx BIT-80 interface mode,262k color,7.0_panel:800xrgbx Date : 2010/07/05 2
3 1 RECORD OF REVISION Revision Date Page Contents Editor 2009/5/5 2009/11/ /07/ New Release Add 7.0 WVGA Modify command 0x80 Date : 2010/07/05 3
4 2 Features SSD1963 is a display controller of 1215K byte frame buffer to support up to 864 x 480 x 24bit graphics content. It also equips parallel MCU interfaces in different bus width to receive graphics data and command from MCU. Its display interface supports common RAM-less LCD driver of color depth up to 24 bit-per- pixel. User can send a full screen picture by controlling the MPU with popular microprocessor interface: 16 bit 8080-Series MPU 8 bit 8080-Series MPU 16 bit 6800-Series MPU 8 bit 6800-Series MPU There are five kinds of control board include: 3.5 inch QVGA built-in LED driver 4.3 inch WQVGA built-in LED driver 5.7 inch QVGA built-in VCOM amplifier to adjust contrast and flicker by VR50/VR inch VGA built-in VCOM amplifier to adjust flicker by VR inch WVGA. Date : 2010/07/05 4
5 3 Application Circuit inch QVGA Date : 2010/07/05 5
6 inch WQVGA Date : 2010/07/05 6
7 inch QVGA Date : 2010/07/05 7
8 inch VGA Date : 2010/07/05 8
9 inch WVGA Date : 2010/07/05 9
10 4 MCU Interface Timing Mode Table 13-4: 6800 Mode Timing Symbol Parameter Min Typ Max Unit t cyc Reference Clock Cycle Time ns t PWCSL Pulse width CS# or E low t CYC t PWCS H Pulse width CS# or E high t CYC t FD R D First Data Read Delay t CYC t AS Address Setup Time ns t AH Address Hold Time ns t DSW Data Setup Time ns t DHW Data Hold Time ns t DSR Data Access Time ns t DHR Output Hold time ns Figure 13-1: 6800 Mode Timing Diagram (Use CS# as Clock) Figure 13-2: 6800 Mode Timing Diagram (Use E as Clock) Date : 2010/07/05 10
11 Mode Write Cycle Table 13-5: 8080 Mode Timing Symbol Parameter Min Typ Max Unit t cyc Reference Clock Cycle Time ns t PWCSL Pulse width CS# low t CYC t PWCS H Pulse width CS# high t CYC t FD R D First Read Data Delay t CYC t AS Address Setup Time ns t AH Address Hold Time ns t DSW Data Setup Time ns t DHW Data Hold Time ns t DSR Data Access Time ns Output Hold time ns t DHR Figure 13-3: 8080 Mode Timing Diagram Date : 2010/07/05 11
12 4.3 Pixel Data Format Both 6800 and 8080 support 8-bit, 9-bit, 16-bit, 18-bit and 24-bit data bus of SSD1963, but only designed 8-bit and 16-bit data bus for all kinds of control board. Depending on the width of the data bus, the display data are packed into the data bus in different ways. Table 7-1: Pixel Data Format Interface Cycl e D[23] D[22] D[21] D[20] D[19] D[18] D[17] D[16] D[15] D[14] D[13] D[12] D[11] D[10] D[9] D[8] D[7] D[6] D[5] D[4] D[3] D[2] D[1] D[0] 24 bits 1 st R7 R6 R5 R4 R3 R2 R1 R0 G7 G6 G5 G4 G3 G2 G1 G0 B7 B6 B5 B4 B3 B2 B1 B0 18 bits 1 st R5 R4 R3 R2 R1 R0 G5 G4 G3 G2 G1 G0 B5 B4 B3 B2 B1 B0 16 bits (565 format) 1 st R5 R4 R3 R2 R1 G5 G4 G3 G2 G1 G0 B5 B4 B3 B2 B1 16 bits 1 st 2 nd R5 R4 R3 R2 R1 R0 X X G5 G4 G3 G2 G1 G0 X X B5 B4 B3 B2 B1 B0 X X R5 R4 R3 R2 R1 R0 X X 3 rd G5 G4 G3 G2 G1 G0 X X B5 B4 B3 B2 B1 B0 X X 1 st R5 R4 R3 R2 R1 R0 G5 G4 G3 9 bits 2 nd G2 G1 G0 B5 B4 B3 B2 B1 B0 1 st R5 R4 R3 R2 R1 R0 X X 8 bits 2 nd G5 G4 G3 G2 G1 G0 X X 3 rd B5 B4 B3 B2 B1 B0 X X X: Don't Care Date : 2010/07/05 12
![Table 7-1: Pixel Data Format Interface Cycl e D[23] D[22] D[21] D[20] D[19] D[18] D[17] D[16] D[15] D[14] D[13] D[12] D[11] D[10] D[9] D[8] D[7] D[6] D[5] D[4] D[3] D[2] D[1] D[0] 24 bits 1 st R7 R6](/docs-images/46/21475072/images/page_12.jpg "R5 R4 R3 R2 R1 R0 G7 G6 G5 G4 G3 G2 G1 G0 B7 B6 B5 B4 B3 B2 B1 B0 18 bits 1 st R5 R4 R3 R2 R1 R0 G5 G4 G3 G2 G1 G0 B5 B4 B3 B2 B1 B0 16 bits (565 format) 1 st R5 R4 R3 R2 R1 G5 G4 G3 G2 G1 G0 B5 B4")
13 5 Reference Initial code : 5.1 8bit-80 interface mode, 262K color, 3.5_Panel:320xRGBx240 void main(void) Initial_SSD1963(); FULL_ON(0xff0000); FULL_ON(0x00ff00); FULL_ON(0x0000ff); // red // green // blue void Write_Command (unsigned char command) IC_RD = 1; // /RD=1 IC_A0 = 0; // D/C=0 IC_WR= 0; // /WR=0 IC_CS = 0; // /CS=0 Data_BUS = command; // Data Bus OUT IC_CS = 1; IC_WR= 1; // /CS=1 // /WR=1 void Write_Data (unsigned char data1) IC_RD = 1; IC_A0 = 1; IC_WR = 0; IC_CS = 0; Data_BUS = data1; IC_CS = 1; IC_WR= 1; void Command_Write(unsigned char command,unsigned char data1) Write_Command(command); Write_Data(data1); void SendData(unsigned long color) Write_Data((color)>>16); // color is red Write_Data((color)>>8); // color is green Write_Data(color); // color is blue Date : 2010/07/05 13
14 void Initial_SSD1963 (void) IC_RST = 0; IC_RST = 1; //for 3.5 QVGA Command_Write(0xe0,0x01); Command_Write(0xe0,0x03); //Software Reset // START PLL // LOCK PLL Write_Command(0xb0); Write_Data(0x0c); Write_Data(0x3f); Write_Data(0xef); //SET LCD MODE SET TFT 18Bits MODE //SET TFT MODE & hsync+vsync+den MODE //SET TFT MODE & hsync+vsync+den MODE //SET horizontal size=320-1 HightByte //SET horizontal size=320-1 LowByte //SET vertical size=240-1 HightByte //SET vertical size=240-1 LowByte //SET even/odd line RGB seq.=rgb Command_Write(0xf0,0x00); //SET pixel data I/F format=8bit Command_Write(0x3a,0x60); // SET R G B format = Write_Command(0xe2); //SET PLL freq=113.33mhz ; Write_Data(0x22); Write_Data(0x03); Write_Data(0x04); Write_Command(0xe6); Write_Data(0xea); Write_Data(0xec); //SET PCLK freq=6.5mhz/19mhz ; pixel clock frequency //0x02 //0xb0 //0xb5 Write_Command(0xb4); //SET HBP //SET HSYNC Total = 440 Write_Data(0xb8); //SET HBP = 68 Write_Data(0x44); Date : 2010/07/05 14
15 Write_Data(0x0f); //SET VBP 16 = //SET Hsync pulse start position //SET Hsync pulse subpixel start position Write_Command(0xb6); //SET VBP //SET Vsync total 265 = Write_Data(0x08); //SET VBP = 18 Write_Data(0x12); Write_Data(0x07); //SET Vsync pulse 8 = //SET Vsync pulse start position Write_Command(0x2a); Write_Data(0x3f); //SET column address //SET start column address=0 //SET end column address=320 Write_Command(0x2b); Write_Data(0xef); //SET page address //SET start page address=0 //SET end page address=240 Write_Command(0x29); Write_Command(0x2c); //SET display on Date : 2010/07/05 15
16 WindowSet(unsigned int s_x,unsigned int e_x,unsigned int s_y,unsigned int e_y) Write_Command(0x2a); //SET page address Write_Data((s_x)>>8); //SET start page address=0 Write_Data(s_x); Write_Data((e_x)>>8); //SET end page address=320 Write_Data(e_x); Write_Command(0x2b); Write_Data((s_y)>>8); Write_Data(s_y); Write_Data((e_y)>>8); Write_Data(e_y); //SET column address //SET start column address=0 //SET end column address=240 void FULL_ON(unsigned long dat) unsigned int x,y; WindowSet(0x0000,0x013f,0x0000,0x00ef); Write_Command(0x2c);_ for (x=0;x<240;x++) for (y= 0;y<320;y++) SendData(dat); Date : 2010/07/05 16
17 5.2 8bit-80 interface mode, 262K color, 4.3_Panel:480xRGBx272 void Initial_SSD1963 (void) //for 4.3 WQVGA IC_RST = 0; IC_RST = 1; Command_Write(0xe0,0x01); Command_Write(0xe0,0x03); //Software Reset // START PLL // LOCK PLL Write_Command(0xb0); Write_Data(0x08); Write_Data(0xdf); Write_Data(0x0f); //SET LCD MODE SET TFT 18Bits MODE //SET TFT MODE & hsync+vsync+den MODE //SET TFT MODE & hsync+vsync+den MODE //SET horizontal size=480-1 HightByte //SET horizontal size=480-1 LowByte //SET vertical size=272-1 HightByte //SET vertical size=272-1 LowByte //SET even/odd line RGB seq.=rgb Command_Write(0xf0,0x00); //SET pixel data I/F format=8bit Command_Write(0x3a,0x60); // SET R G B format = Write_Command(0xe2); //SET PLL freq=113.33mhz ; Write_Data(0x22); Write_Data(0x03); Write_Data(0x04); Write_Command(0xe6); Write_Data(0x45); Write_Data(0x47); //SET PCLK freq=9mhz ; pixel clock frequency Write_Command(0xb4); //SET HBP Write_Data(0x02); //SET HSYNC Total = 525 Write_Data(0x0d); //SET HBP = 43 Write_Data(0x2b); Date : 2010/07/05 17
18 Write_Data(0x28); //SET VBP 41 = //SET Hsync pulse start position //SET Hsync pulse subpixel start position Write_Command(0xb6); //SET VBP //SET Vsync total 286 = Write_Data(0x1d); //SET VBP = 12 Write_Data(0x0c); Write_Data(0x09); //SET Vsync pulse 10 = //SET Vsync pulse start position Write_Command(0x2a); Write_Data(0xdf); //SET column address //SET start column address=0 //SET end column address=480 Write_Command(0x2b); Write_Data(0x0f); //SET page address //SET start page address=0 //SET end page address=272 Write_Command(0x29); Write_Command(0x2c); //SET display on Date : 2010/07/05 18
19 5.3 8bit-80 interface mode, 262K color, 5.7_Panel:320xRGBx240 void Initial_SSD1963 (void) //for 5.7 QVGA IC_RST = 0; IC_RST = 1; Command_Write(0xe0,0x01); Command_Write(0xe0,0x03); //Software Reset // START PLL // LOCK PLL Write_Command(0xb0); Write_Data(0x0c); Write_Data(0x3f); Write_Data(0xef); //SET LCD MODE SET TFT 18Bits MODE //SET TFT MODE & hsync+vsync+den MODE //SET TFT MODE & hsync+vsync+den MODE //SET horizontal size=320-1 HightByte //SET horizontal size=320-1 LowByte //SET vertical size=240-1 HightByte //SET vertical size=240-1 LowByte //SET even/odd line RGB seq.=rgb Command_Write(0xf0,0x00); //SET pixel data I/F format=8bit Command_Write(0x3a,0x60); // SET R G B format = Write_Command(0xe2); //SET PLL freq=113.33mhz ; Write_Data(0x22); Write_Data(0x03); Write_Data(0x04); Write_Command(0xe6); Write_Data(0xe7); Write_Data(0x4f); //SET PCLK freq=6.4mhz ; pixel clock frequency Write_Command(0xb4); //SET HBP //SET HSYNC Total = 440 Write_Data(0xb8); //SET HBP = 68 Write_Data(0x44); Date : 2010/07/05 19
20 Write_Data(0x0f); //SET VBP 16 = //SET Hsync pulse start position //SET Hsync pulse subpixel start position Write_Command(0xb6); //SET VBP //SET Vsync total 265 = Write_Data(0x08); //SET VBP = 19 Write_Data(0x13); Write_Data(0x07); //SET Vsync pulse 8 = //SET Vsync pulse start position Write_Command(0x2a); Write_Data(0x3f); //SET column address //SET start column address=0 //SET end column address=320 Write_Command(0x2b); Write_Data(0xef); //SET page address //SET start page address=0 //SET end page address=240 Write_Command(0x29); Write_Command(0x2c); //SET display on Date : 2010/07/05 20
21 5.4 8bit-80 interface mode, 262K color, 5.7_Panel:640xRGBx480 void Initial_SSD1963 (void) //for 5.7 VGA IC_RST = 0; IC_RST = 1; Command_Write(0xe0,0x01); Command_Write(0xe0,0x03); //Software Reset // START PLL // LOCK PLL Write_Command(0xb0); Write_Data(0x0c); Write_Data(0x02); Write_Data(0x7f); Write_Data(0xdf); //SET LCD MODE SET TFT 18Bits MODE //SET TFT MODE & hsync+vsync+den MODE //SET TFT MODE & hsync+vsync+den MODE //SET horizontal size=640-1 HightByte //SET horizontal size=640-1 LowByte //SET vertical size=480-1 HightByte //SET vertical size=480-1 LowByte //SET even/odd line RGB seq.=rgb Command_Write(0xf0,0x00); //SET pixel data I/F format=8bit Command_Write(0x3a,0x60); // SET R G B format = Write_Command(0xe2); //SET PLL freq=113.33mhz ; Write_Data(0x22); Write_Data(0x03); Write_Data(0x04); Write_Command(0xe6); Write_Data(0xe7); Write_Data(0x4f); //SET PCLK freq=6.43mhz ; pixel clock frequency Write_Command(0xb4); //SET HBP, Write_Data(0x20); //SET HSYNC Total = 8367 Write_Data(0xaf); //SET HBP = 163 Write_Data(0xa3); Date : 2010/07/05 21
22 Write_Data(0x07); //SET VBP 8 = //SET Hsync pulse start position //SET Hsync pulse subpixel start position Write_Command(0xb6); //SET VBP, //SET Vsync total 496 = Write_Data(0xef); //SET VBP = 4 Write_Data(0x04); //SET Vsync pulse 2 = //SET Vsync pulse start position Write_Command(0x2a); Write_Data(0x02); Write_Data(0x7f); //SET column address //SET start column address=0 //SET end column address=640 Write_Command(0x2b); Write_Data(0xdf); //SET page address //SET start page address=0 //SET end page address=480 Write_Command(0x29); Write_Command(0x2c); //SET display on Date : 2010/07/05 22
23 5.5 8bit-80 interface mode, 262K color, 7.0_Panel:800xRGBx480 void Initial_SSD1963 (void) //for 7.0 VGA IC_RST = 0; IC_RST = 1; Command_Write(0xe0,0x01); Command_Write(0xe0,0x03); //Software Reset // START PLL // LOCK PLL Write_Command(0xb0); Write_Data(0x08); Write_Data(0x03); Write_Data(0x1f); Write_Data(0xdf); //SET LCD MODE SET TFT 18Bits MODE //SET TFT MODE & hsync+vsync+den MODE //SET TFT MODE & hsync+vsync+den MODE //SET horizontal size=800-1 HightByte //SET horizontal size=800-1 LowByte //SET vertical size=480-1 HightByte //SET vertical size=480-1 LowByte //SET even/odd line RGB seq.=rgb Command_Write(0xf0,0x00); //SET pixel data I/F format=8bit Command_Write(0x3a,0x60); // SET R G B format = Write_Command(0xe2); //SET PLL freq=113.33mhz ; Write_Data(0x22); Write_Data(0x03); Write_Data(0x04); Write_Command(0xe6); Write_Data(0xe7); Write_Data(0x4f); //SET PCLK freq=33.26mhz ; pixel clock frequency Write_Command(0xb4); //SET HBP, Write_Data(0x20); //SET HSYNC Total = 8367 Write_Data(0xaf); //SET HBP = 163 Write_Data(0xa3); Date : 2010/07/05 23
24 Write_Data(0x07); //SET VBP 8 = //SET Hsync pulse start position //SET Hsync pulse subpixel start position Write_Command(0xb6); //SET VBP, //SET Vsync total 496 = Write_Data(0xef); //SET VBP = 4 Write_Data(0x04); //SET Vsync pulse 2 = //SET Vsync pulse start position Write_Command(0x2a); Write_Data(0x03); Write_Data(0x1f); //SET column address //SET start column address=0 //SET end column address=800 Write_Command(0x2b); Write_Data(0xdf); //SET page address //SET start page address=0 //SET end page address=480 Write_Command(0x29); Write_Command(0x2c); //SET display on Date : 2010/07/05 24
Introduction to graphics and LCD technologies. NXP Product Line Microcontrollers Business Line Standard ICs
Introduction to graphics and LCD technologies NXP Product Line Microcontrollers Business Line Standard ICs Agenda Passive and active LCD technologies How LCDs work, STN and TFT differences How data is
3.5" Color TFT Display
3.5" Color TFT Display FEATURES Type: TFT Diagonal dimension: 3.5" Display format: 320 x 240 (RGB) Built-in controller: SSD1963 +5 V power supply Material categorization: For definitions of compliance
LCM NHD-12032BZ-FSW-GBW. User s Guide. (Liquid Crystal Display Graphic Module) RoHS Compliant. For product support, contact
User s Guide -FSW-GBW LCM (Liquid Crystal Display Graphic Module) RoHS Compliant NHD- 12032- BZ- F - SW- G- B- W- Newhaven Display 120 x 32 pixels Version Line Transflective Side White LED B/L STN- Gray
Different Display Configurations on i.mx35 Linux PDK
Freescale Semiconductor Application Note Document Number: AN3974 Rev. 0, 01/2010 Different Display Configurations on i.mx35 Linux PDK by Multimedia Application Division Freescale Semiconductor, Inc. Austin,
4.3" Color TFT Display
4.3" Color TFT Display FEATURES Type: TFT Diagonal dimension: 4.3" Display format: 480 x 272 (RGB) Built-in controller: SSD1963 +5 V power supply Material categorization: For definitions of compliance
SSD1298. Advance Information. 240 RGB x 320 TFT LCD Controller Driver integrated Power Circuit, Gate and Source Driver with built-in RAM
SOLOMON SYSTECH SEMICONDUCTOR TECHNICAL DATA SSD1298 Advance Information 240 RGB x 320 TFT LCD Controller Driver integrated Power Circuit, Gate and Source Driver with built-in RAM This document contains
Lesson 10: Video-Out Interface
Lesson 10: Video-Out Interface 1. Introduction The Altera University Program provides a number of hardware controllers, called cores, to control the Video Graphics Array (VGA) Digital-to-Analog Converter
Technical Note TN_158. What is the Camera Parallel Interface?
TN_158 What is the Camera Parallel Interface? Issue Date: 2015-03-23 This technical note explains the basics of the Camera Parallel Interface, a feature of FTDI MCUs. Use of FTDI devices in life support
KS0108B 64CH SEGMENT DRIVER FOR DOT MATRIX LCD INTRODUCTION 100 QFP
INTRODUCTION 100 QFP The KS0108B is a LCD driver LSl with 64 channel output for dot matrix liquid crystal graphic display system. This device consists of the display RAM, 64 bit data latch 64 bit drivers
HD61202U. (Dot Matrix Liquid Crystal GraphicDisplay Column Driver)
HD622U (Dot Matrix Liquid Crystal GraphicDisplay Column Driver) Description HD622U is a column (segment) driver for dot matrix liquid crystal graphic display systems. It stores the display data transferred
NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter
NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter Description: The NTE2053 is a CMOS 8 bit successive approximation Analog to Digital converter in a 20 Lead DIP type package which uses a differential
ILI9335. a-si TFT LCD Single Chip Driver 240RGBx320 Resolution and 262K color. Datasheet
a-si TFT LCD Single Chip Driver Datasheet Version: V19 Document No: DS_V19pdf ILI TECHNOLOGY CORP 8F, No38, Taiyuan St, Jhubei City, Hsinchu County 32, Taiwan, ROC Tel886-3-5699; Fax886-3-5655 http://wwwilitekcom
1. General Description
. General Description The is a Color Active Matrix with an integral Cold Cathode Fluorescent Lamp(CCFL) back light system. The matrix employs asi Thin Film Transistor as the active element. It is a transmissive
3.2 inch QVGA TFT Color LCD User s Guide Version 1 & 2
3.2 inch QVGA TFT Color LCD - User s Guide 3.2 inch QVGA TFT Color LCD User s Guide Version 1 & 2 Give graphics and to your application! EA2-USG-0701 v2.1 Rev A 3.2 inch QVGA TFT Color LCD - User s Guide
Using the Siemens S65 Display
Using the Siemens S65 Display by Christian Kranz, October 2005 ( http://www.superkranz.de/christian/s65_display/displayindex.html ) ( PDF by Benjamin Metz, 01 st November 2005 ) About the Display: Siemens
VGA video signal generation
A VGA display controller VGA video signal generation A VGA video signal contains 5 active signals: horizontal sync: digital signal, used for synchronisation of the video vertical sync: digital signal,
Revision History. Date Page Summary. Approved By: Document Number: OG24161 r.0 Page 1 of 11
Tel: (972) 437-3888 Fax: (972)437-2562 Email: [email protected] LCD Graphic STN Module Specification Model: OG24161 Table of Contents 1 Construction and Outline...2 2 Module Specifications...2 Table 1
White Paper Thin-Film-Transistor (TFT) LCD Display Control Electronics Design and Operation Revision 1.0
White Paper Thin-Film-Transistor (TFT) LCD Display Control Electronics Design and Operation Revision 1.0 TABLE OF CONTENTS 1 TFT OVERVIEW...3 2 TFT CONTROLLER LOGIC...5 2.1 DRIVERS-ONLY TFT LCD DISPLAYS...5
Application Notes (Preliminary)
Application Notes (Preliminary) Model: 132 64 Area Color Univision Technology Inc. 8 Kebei Road 2, Science Park, Chu-Nan, Taiwan 350, R.O.C. Notes: 1. Please contact Univision Technology Inc. before assigning
OLED into Mobile Main Display
OLED into Mobile Main Display Author: Jack Tsang Title: Senior Product Marketing Engineer Company: Solomon Systech Limited Introduction A decade after the Electro-luminescent (EL) effect was first discovered,
Link-65 MHz, +3.3V LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-65 MHz
DS90C383A/DS90CF383A +3.3V Programmable LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-65 MHz +3.3V LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-65 MHz 1.0 General Description The DS90C383A/DS90CF383A
OLED DISPLAY MODULE. Product Specification. INTERNAL APPROVALS Product Mgr Mech. Eng Electr. Eng. Date: Aug. 04 05 Date: Aug.04.
OLED DISPLAY MODULE Product Specification CUSTOMER STANDARD PRODUCT NUMBER CUSTOMER APPROVAL Date INTERNAL APPROVALS Product Mgr Mech. Eng Electr. Eng Bruno Recaldini Eric Date: Aug. 04 05 Date: Aug.04.05
8 by 8 dot matrix LED displays with Cascadable Serial driver B32CDM8 B48CDM8 B64CDM8 General Description
8 by 8 dot matrix LED displays with Cascadable Serial driver B32CDM8 B48CDM8 B64CDM8 General Description The B32CDM8, B48CDM8 and the B64CDM8 are 8 by 8 (row by column) dot matrix LED displays combined
Below is a diagram explaining the data packet and the timing related to the mouse clock while receiving a byte from the PS-2 mouse:
PS-2 Mouse: The Protocol: For out mini project we designed a serial port transmitter receiver, which uses the Baud rate protocol. The PS-2 port is similar to the serial port (performs the function of transmitting
HT1632C 32 8 &24 16 LED Driver
328 &216 LED Driver Features Operating voltage: 2.V~5.5V Multiple LED display 32 ROW /8 COM and 2 ROW & 16 COM Integrated display RAM select 32 ROW & 8 COM for 6 display RAM, or select 2 ROW & 16 COM for
74LS193 Synchronous 4-Bit Binary Counter with Dual Clock
74LS193 Synchronous 4-Bit Binary Counter with Dual Clock General Description The DM74LS193 circuit is a synchronous up/down 4-bit binary counter. Synchronous operation is provided by having all flip-flops
LCM Design Engineering SPECIFICATION FOR LCD MODULE TYPE ITEM NO.: MDLS16265-04 MDLS16265-LV-G-LED04G (BB) (DOC. REVISION 1.0)
VARITRONIX LIMITED LCM Design Engineering SPECIFICATION FOR LCD MODULE TYPE ITEM NO.: MDLS16265-04 MDLS16265-LV-G-LED04G (BB) (DOC. REVISION 1.0) DEPARTMENT NAME SIGNATURE EFFECTIVE DATE PREPARED BY PHILIP
GDM1602A SPECIFICATIONS OF LCD MODULE. Features. Outline dimension
SPECIFICATIONS OF LCD MODULE Features 1. 5x8 dots 2. Built-in controller (S6A0069 or Equivalent) 3. Power supply: Type 5V 4. 1/16 duty cycle 5. LED backlight 6. N.V. option Outline dimension Absolute maximum
LCD Module Product Specification
Website: www.displaytech.com.hk LCD Module Product Specification Product: INT018ATFT 1.8'' Integrated TFT Display Module (128RGBx160DOTS) Contents in this document are subject to change without notice.
Application Note AN_240. FT800 From the Ground Up
AN_240 FT800 From the Ground Up Issue Date: 2013-08-16 The FTDI FT800 video controller offers a low cost solution for embedded graphics requirements. In addition to the graphics, resistive touch inputs
Solomon Systech Image Processor for Car Entertainment Application
Company: Author: Piony Yeung Title: Technical Marketing Engineer Introduction Mobile video has taken off recently as a fun, viable, and even necessary addition to in-car entertainment. Several new SUV
LCD Module Product Specification
Website: www.displaytech.com.hk LCD Module Product Specification Product: INT018ATFT 1.8'' Integrated TFT Display Module (128RGBx160DOTS) Contents in this document are subject to change without notice.
Note monitors controlled by analog signals CRT monitors are controlled by analog voltage. i. e. the level of analog signal delivered through the
DVI Interface The outline: The reasons for digital interface of a monitor the transfer from VGA to DVI. DVI v. analog interface. The principles of LCD control through DVI interface. The link between DVI
Arduino/Seeeduino, Arduino Mega, and Seeeduino Mega compatible 2.8 Size QVGA Display Resistive Touch Screen
2.8'' TFT Touch Shield Introduction 2.8" TFT Touch Shield is an Arduino / Arduino Mega compatible multicolored TFT display with a 4-wire resistive touch screen. It includes an Arduino shield compatible
LCD Module Product Specification
Website: www.displaytech.com.hk LCD Module Product Specification Product: DT022BTFT 2.2'' TFT Display Module (240RGBx320DOTS) Contents in this document are subject to change without notice. No part of
DM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock
September 1986 Revised March 2000 DM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock General Description The DM74LS193 circuit is a synchronous up/down 4-bit binary counter. Synchronous operation
AZ DISPLAYS, INC. LCD MODULE SPECIFICATION MODULE TYPE : AGM1616A
AZ DISPLAYS, INC. LCD MODULE SPECIFICATION MODULE TYPE : AGM1616A SPECIFICATION FOR LIQUID CRYSTAL DISPLAY MODULE View Direction 6 O clock 12 O clock LCD Type FSTN Positive STN Gray FSTN Negative STN Yellow
Embedded Systems Design Course Applying the mbed microcontroller
Embedded Systems Design Course Applying the mbed microcontroller Serial communications with SPI These course notes are written by R.Toulson (Anglia Ruskin University) and T.Wilmshurst (University of Derby).
FORMIKE ELECTRONIC CO.,LTD
ELECTRONIC CO.,LTD PRDUCT SPECIFICATON TFT LCD MODULE MODEL : KWH070KQ13-F02 Preliminary Specification Finally Specification CUSTOMER'S APPROVAL SIGNATURE: DATE: APPROVED PM PD PREPARED BY REVIEWD REVIEWD
Digital Systems Design. VGA Video Display Generation
Digital Systems Design Video Signal Generation for the Altera DE Board Dr. D. J. Jackson Lecture 12-1 VGA Video Display Generation A VGA signal contains 5 active signals Two TTL compatible signals for
MGL5128 128x64 Graphic LCD Module User Manual
MGL5128 128x64 Graphic LCD Module User Manual Version: 1.0.0 January 2005 Table of Contents I Precautions in use of LCD Modules 2 II General Specification 2 III Absolute Maximum Ratings 2 IV Electrical
LCD Module Product Specification
Website: www.displaytech.com.hk LCD Module Product Specification Product: DT028ATFT & DT028ATFT-TS 2.8'' TFT Display Module (240RGBx320DOTS) Contents in this document are subject to change without notice.
Data Acquisition Module with I2C interface «I2C-FLEXEL» User s Guide
Data Acquisition Module with I2C interface «I2C-FLEXEL» User s Guide Sensors LCD Real Time Clock/ Calendar DC Motors Buzzer LED dimming Relay control I2C-FLEXEL PS2 Keyboards Servo Motors IR Remote Control
Application Note [AN-029] Interfacing and set-up of Toshiba T6963C
![Application Note [AN-029] Interfacing and set-up of Toshiba T6963C](/thumbs/40/20998443.jpg "Application Note [AN-029] Interfacing and set-up of Toshiba T6963C")
Application Note [AN-029] Interfacing and set-up of Toshiba T6963C Introduction The Toshiba T6963C is a very popular LCD controller for use in small graphics modules. It is capable of controlling displays
ILI9341. a-si TFT LCD Single Chip Driver 240RGBx320 Resolution and 262K color. Specification Preliminary
a-si TFT LCD Single Chip Driver Specification Preliminary Version: V1.02 Document No.: _DS_V1.02.pdf ILI TECHNOLOGY CORP. 8F, No. 38, Taiyuan St., Jhubei City, Hsinchu Country 302 Taiwan R.O.C. Tel.886-3-5600099;
SSD1306. Advance Information. 128 x 64 Dot Matrix OLED/PLED Segment/Common Driver with Controller
SOLOMON SYSTECH SEMICONDUCTOR TECHNICAL DATA SSD1306 Advance Information 128 x 64 Dot Matrix OLED/PLED Segment/Common Driver with Controller This document contains information on a new product. Specifications
DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control
August 1986 Revised February 1999 DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control General Description The DM74LS191 circuit is a synchronous, reversible, up/ down counter. Synchronous operation
MONOCHROME RGB YCbCr VIDEO DIGITIZER
Active Silicon SNAPPER-PMC-8/24 MONOCHROME RGB YCbCr VIDEO DIGITIZER High quality analogue video acquisition board with square pixel sampling for CCIR, EIA (RS-170) standards, and nonstandard video formats.
LMB162ABC LCD Module User Manual
LMB162ABC LCD Module User Manual Shenzhen TOPWAY Technology Co., Ltd. Rev. Descriptions Release Date 0.1 Prelimiay release 2005-03-17 0.2 Typing Correction in 1.3 Block Diagram 2007-05-06 URL Document
DATA SHEET. HEF40193B MSI 4-bit up/down binary counter. For a complete data sheet, please also download: INTEGRATED CIRCUITS
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF,
ILI9325. a-si TFT LCD Single Chip Driver 240RGBx320 Resolution and 262K color. Datasheet
a-si TFT LC Single Chip river atasheet Version: V43 ocument No: S_V43pdf ILI TECHNOLOGY CORP 4F, No 2, Tech 5 th Rd, Hsinchu Science Park, Taiwan 3, ROC Tel886-3-56795; Fax886-3-56796 http://wwwilitekcom
0832 Dot Matrix Green Display Information Board User s Guide
0832 Dot Matrix Green Display Information Board User s Guide DE-DP105_Ver1.0 0832 DOT MATRIX GREEN DISPLAY INFORMATI BOARD USER S GUIDE Table of contents Chapter1.Overview... 1 1.1. Welcome... 1 1.2. Quick
MicroVGA - Device Overview
MicroVGA-TEXT Datasheet http://www.microvga.com/ - page 1 / 10 MicroVGA - Device Overview MicroVGA is low-cost Microcontroller to VGA interface providing 80x25 16 color text mode (physical resolution is
Sprites in Block ROM
Sprites in Block ROM 1 Example 37 Sprites in Block ROM In Example 36 we made a sprite by storing the bit map of three initials in a VHDL ROM. To make a larger sprite we could use the Core Generator to
NT7606. STN LCDController/Driver. RAM-Map STN LCD Controller/Driver. Preliminary
16C Characters X 3L Character X 3 Lines + 80 + icon 80 icons RAM-Map STN LCD Controller/Driver STN LCDController/Driver V0.04 V1.0 Preliminary Revision History...3 Features...4 General Description...4
TIP-VBY1HS Data Sheet
Preliminary DATA SHEET Preliminary TIP-VBY1HS Data Sheet V-by-One HS Standard IP for Xilinx FPGA Rev.1.00 Tokyo Electron Device Ltd. Rev1.00 1 Revision History The following table shows the revision history
NJU6061. Full Color LED Controller Driver with PWM Control GENERAL DESCRIPTION PACKAGE OUTLINE FEATURES
Full Color LED Controller Driver with PWM Control GENERAL DESCRIPTION The NJU6061 is a full color LED controller driver. It can control and drive a 3 in 1 packaged (Red, Green and Blue) LED. The NJU6061
LCD Module Product Specification
Website: www.displaytech.com.hk LCD Module Product Specification Product: DT043BTFT & DT043BTFT-TS 4.3'' TFT Display Module (480RGBx272DOTS) Contents in this document are subject to change without notice.
MicroMag3 3-Axis Magnetic Sensor Module
1008121 R01 April 2005 MicroMag3 3-Axis Magnetic Sensor Module General Description The MicroMag3 is an integrated 3-axis magnetic field sensing module designed to aid in evaluation and prototyping of PNI
5495A DM7495 4-Bit Parallel Access Shift Registers
5495A DM7495 4-Bit Parallel Access Shift Registers General Description These 4-bit registers feature parallel and serial inputs parallel outputs mode control and two clock inputs The registers have three
Lab 2.0 Thermal Camera Interface
Lab 2.0 Thermal Camera Interface Lab 1 - Camera directional-stand (recap) The goal of the lab 1 series was to use a PS2 joystick to control the movement of a pan-tilt module. To this end, you implemented
54191 DM54191 DM74191 Synchronous Up Down 4-Bit Binary Counter with Mode Control
54191 DM54191 DM74191 Synchronous Up Down 4-Bit Binary Counter with Mode Control General Description This circuit is a synchronous reversible up down counter The 191 is a 4-bit binary counter Synchronous
CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset
October 1987 Revised March 2002 CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset General Description The CD4027BC dual J-K flip-flops are monolithic complementary MOS (CMOS) integrated circuits
TFT LCD Specification. Model NO.: OSD080TN42
310 Genius Drive Winter Park, FL 32789 Phone: 407-629-0500 Fax: 407-645-5376 [email protected] www.osddisplays.com TFT LCD Specification Model NO.: OSD080TN42 Customer Signature Date Record of Revision
HCMS-29xx Series High Performance CMOS 5 x 7 Alphanumeric Displays
HCMS-29xx Series High Performance CMOS 5 x 7 Alphanumeric Displays Data Sheet Description The HCMS-29xx series are high performance, easy to use dot matrix displays driven by on-board CMOS ICs. Each display
1. Description. 2. Feature. 3. PIN Configuration
1. Description is a 9-channel LED driver control IC. Internal integrated with MCU digital interface, data flip-latch, LED high voltage driver and so on.through the external MCU control, the chip can achieve
Data Sheet. HCMS-235x CMOS Extended Temperature Range 5 x 7 Alphanumeric Display. Features. Description. Typical Applications
HCMS-235x CMOS Extended Temperature Range 5 x 7 Alphanumeric Display Data Sheet Description This sunlight viewable 5 x 7 LED four-character display is contained in 12 pin dual-in-line packages designed
LCD MODULE DEM 128064B FGH-PW
DISPLAY Elektronik GmbH LCD MODULE DEM 128064B FGHPW Version : 2.1.1 30.09.2008 GENERAL SPECIFICATION MODULE NO. : DEM 128064B FGHPW VERSION NO. CHANGE DESCRIPTION DATE 0 ORIGINAL VERSION 27.11.2006 1
Contents & P-LCD Modules Cross Reference Table
Contents & P-LCD Modules Cross Reference Table Contents Contents & P-LCD Modules Cross Reference Table Introduction & Standard P-LCD Modules Modes Custom P-LCD Modules Standard Design P-LCD Modules (Character
MODEL NO. : TM043NBH02 ISSUED DATE: 2010-9-30 VERSION : Ver 1.2
MODEL NO. : TM043NBH02 ISSUED DATE: 2010-9-30 VERSION : Ver 1.2 Preliminary Specification Final Product Specification Customer : Approved by Notes SHANGHAI TIANMA Confirmed : Prepared by Checked by Approved
DS12887. Real Time Clock FEATURES PIN ASSIGNMENT PIN DESCRIPTION
DS12887 Real Time Clock FEATURES Drop in replacement for IBM AT computer clock/ calendar Pin compatible with the MC146818B and DS1287 Totally nonvolatile with over 10 years of operation in the absence
DATA SHEET. ( DOC No. HX8347-A01-DS ) HX8347-A01
DATA SHEET ( DOC No. HX8347-A01-DS ) HX8347-A01 240RGB x 320 dot, 262K color, with internal GRAM, TFT Mobile Single Chip Driver Preliminary version 01 240RGB x 320 dot, 262K color, with internal GRAM,
INTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC6 74C/CT/CU/CMOS Logic Family Specifications The IC6 74C/CT/CU/CMOS Logic Package Information The IC6 74C/CT/CU/CMOS
HD44780-Based LCD Modules. Introduction to the LM018L
HD44780-Based LCD Modules Hitachi LM018L 40 character x 2 lines Built-in LSI HD44780 controller +5volt single power supply Display Colour: Grey LM018L: Introduction Interfacing Display Pattern and Character
Multi Stream Transport (MST) Hub CSV-5200
Multi Stream Transport (MST) Hub CSV-5200 1 of 5 Introduction The DisplayPort (DP) Multi-Stream Hub which appears one DP1.2 (HBR2) input and multiple dual mode DP outputs for supporting multi-monitors
7 OUT1 8 OUT2 9 OUT3 10 OUT4 11 OUT5 12 OUT6 13 OUT7 14 OUT8 15 OUT9 16 OUT10 17 OUT11 18 OUT12 19 OUT13 20 OUT14 21 OUT15 22 OUT16 OUT17 23 OUT18
18 CHANNELS LED DRIVER GENERAL DESCRIPTION IS31FL3218 is comprised of 18 constant current channels each with independent PWM control, designed for driving LEDs. The output current of each channel can be
CONTENTS. Section 1 Document Descriptions... 3. 1.1 Purpose of this Document... 3. 1.2 Nomenclature of this Document... 3
CONTENTS Section 1 Document Descriptions... 3 1.1 Purpose of this Document... 3 1.2 Nomenclature of this Document... 3 Section 2 Solution Overview... 5 2.1 General Description... 5 2.2 Hardware and Software
LCD Module Product Specification
Website: www.displaytech.com.hk LCD Module Product Specification Product: DT057ATFT 5.7'' TFT Display Module (640RGBx480DOTS) Contents in this document are subject to change without notice. No part of
CH7101A. CH7101A HDMI to VGA Converter GENERAL DESCRIPTION
Chrontel Brief Datasheet HDMI to VGA Converter FEATURES HDMI Receiver compliant with HDMI 1.4 specification Analog RGB output for VGA with Triple 9-bit DAC up to 200MHz pixel rate. Sync signals can be
SSD1289. Advance Information. 240 RGB x 320 TFT LCD Controller Driver integrated Power Circuit, Gate and Source Driver with built-in RAM
SOLOMON SYSTECH SEMICONDUCTOR TECHNICAL DATA SSD1289 Advance Information 240 RGB x 320 TFT LCD Controller Driver integrated Power Circuit, Gate and Source Driver with built-in RAM This document contains
CD4013BC Dual D-Type Flip-Flop
CD4013BC Dual D-Type Flip-Flop General Description The CD4013B dual D-type flip-flop is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement mode transistors.
DS1225Y 64k Nonvolatile SRAM
DS1225Y 64k Nonvolatile SRAM www.maxim-ic.com FEATURES years minimum data retention in the absence of external power Data is automatically protected during power loss Directly replaces 2k x 8 volatile
DM74LS373/DM74LS374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops
DM74LS373/DM74LS374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops General Description These 8-bit registers feature totem-pole 3-STATE outputs designed specifically for driving
Making Basic Measurements. Publication Number 16700-97020 August 2001. Training Kit for the Agilent Technologies 16700-Series Logic Analysis System
Making Basic Measurements Publication Number 16700-97020 August 2001 Training Kit for the Agilent Technologies 16700-Series Logic Analysis System Making Basic Measurements: a self-paced training guide
DM9368 7-Segment Decoder/Driver/Latch with Constant Current Source Outputs
DM9368 7-Segment Decoder/Driver/Latch with Constant Current Source Outputs General Description The DM9368 is a 7-segment decoder driver incorporating input latches and constant current output circuits
Chapter 6: From Digital-to-Analog and Back Again
Chapter 6: From Digital-to-Analog and Back Again Overview Often the information you want to capture in an experiment originates in the laboratory as an analog voltage or a current. Sometimes you want to
DS1220Y 16k Nonvolatile SRAM
Not Recommended for New Design DS122Y 16k Nonvolatile SRAM www.maxim-ic.com FEATURES years minimum data retention in the absence of external power Data is automatically protected during power loss Directly
FORMIKE ELECTRONIC CO.,LTD
ELECTRONIC CO.,LTD PRDUCT SPECIFICATON TFT LCD MODULE MODEL : KWH043GM08-F02 Ver 01 Preliminary Specification Finally Specification CUSTOMER'S APPROVAL SIGNATURE: DATE: APPROVED PM PD PREPARED BY REVIEWD
ETEC 421 - Digital Controls PIC Lab 10 Pulse Width Modulation
ETEC 421 - Digital Controls PIC Lab 10 Pulse Width Modulation Program Definition: Write a program to control the speed of a dc motor using pulse width modulation. Discussion: The speed of a dc motor is
SED1520/21 DOT MATRIX LCD DRIVER S-MOS
SED1520/21 DOT MATRIX LCD DRIVER S-MOS Systems, Inc. October, 1996 Version 1.0 (Preliminary) 371-1.0 S-MOS Systems, Inc. 150 River Oaks Parkway San Jose, CA 95134 Tel: (408) 922-0200 Fax: (408) 922-0238
DM54161 DM74161 DM74163 Synchronous 4-Bit Counters
DM54161 DM74161 DM74163 Synchronous 4-Bit Counters General Description These synchronous presettable counters feature an internal carry look-ahead for application in high-speed counting designs The 161
COMPUTER HARDWARE. Input- Output and Communication Memory Systems
COMPUTER HARDWARE Input- Output and Communication Memory Systems Computer I/O I/O devices commonly found in Computer systems Keyboards Displays Printers Magnetic Drives Compact disk read only memory (CD-ROM)
8254 PROGRAMMABLE INTERVAL TIMER
PROGRAMMABLE INTERVAL TIMER Y Y Y Compatible with All Intel and Most Other Microprocessors Handles Inputs from DC to 10 MHz 8 MHz 8254 10 MHz 8254-2 Status Read-Back Command Y Y Y Y Y Six Programmable
DOT MATRIX CHARACTER LCD MODULE USER S MANUAL
DOT MATRIX CHARACTER LCD MODULE USER S MANUAL OPTREX CORPORATION 1 Revision # Description Date Revised 2 Preface This user s manual has been prepared for all users of the OPTREX DMC series Liquid Crystal
54LS193 DM54LS193 DM74LS193 Synchronous 4-Bit Up Down Binary Counters with Dual Clock
54LS193 DM54LS193 DM74LS193 Synchronous 4-Bit Up Down Binary Counters with Dual Clock General Description This circuit is a synchronous up down 4-bit binary counter Synchronous operation is provided by
DM74LS169A Synchronous 4-Bit Up/Down Binary Counter
Synchronous 4-Bit Up/Down Binary Counter General Description This synchronous presettable counter features an internal carry look-ahead for cascading in high-speed counting applications. Synchronous operation
OLED DISPLAY MODULE. Product Specification. INTERNAL APPROVALS Product Mgr Doc. Control Electr. Eng. Anthony Perkins
OLED DISPLAY MODULE Product Specification CUSTOMER Standard PRODUCT NUMBER DD-12832BE-1A CUSTOMER APPROVAL Date INTERNAL APPROVALS Product Mgr Doc. Control Electr. Eng Bazile Peter Anthony Perkins Rekha
Application Note AN_254. FT800 Designs With Visual TFT
AN_254 FT800 Designs With Visual TFT Issue Date: 2013-09-30 The FTDI FT800 video controller offers a low cost solution for embedded graphics requirements. In addition to the graphics, resistive touch inputs