ANSYS HFSS 3D Layout 侯 明 刚

Similar documents
Electromagnetic and Circuit Co-Simulation and the Future of IC and Package Design. Zoltan Cendes

Co-simulation of Microwave Networks. Sanghoon Shin, Ph.D. RS Microwave


电 信 与 互 联 网 法 律 热 点 问 题

Advancements in Slurry Gasification

Application Note: PCB Design By: Wei-Lung Ho

Trace Layer Import for Printed Circuit Boards Under Icepak

ANSYS for Tablet Computer Design

广 东 培 正 学 院 2016 年 本 科 插 班 生 专 业 课 考 试 大 纲 基 础 英 语 课 程 考 试 大 纲

Simulation Techniques for Tablet and Mobile Phone Design Bill McGinn; Ansys Senior Application Engineer

中 国 石 化 上 海 石 油 化 工 研 究 院 欢 迎 国 内 外 高 层 次 人 才 加 入

Realize Your Product Promise. DesignerSI

中 国 ( 南 京 ) 软 件 谷 简 介

Project 1: Rectangular Waveguide (HFSS)

Efficient Meshing in Sonnet

Circuit Simulation and Technical Support Tools

EM Noise Mitigation in Circuit Boards and Cavities

Minimizing crosstalk in a high-speed cable-connector assembly.

ADS for your RF Board Design Flow

第 二 届 中 国 中 东 欧 国 家 投 资 贸 易 博 览 会 总 体 方 案

The transmission calculation by empirical numerical model and Monte Carlo simulation in high energy proton radiography of thick objects *

IIB. Complete PCB Design Using OrCAD Capture and PCB Editor. Kraig Mitzner. ~»* ' AMSTERDAM BOSTON HEIDELBERG LONDON ^ i H

Laboratory 2. Exercise 2. Exercise 2. PCB Design

Cadence SiP Design Connectivity-driven implementation and optimization of singleor multi-chip SiPs

Improved Allegro to Pro/E Bidirectional Data Exchange

Microsoft SQL Server PDW 新世代 MPP 資料倉儲解決方案

ifuzhen.com, ifortzone.com a product of Edgework Ventures Financial Management Software & Financial Wiki

Impedance 50 (75 connectors via adapters)

A Brief Study on Cancellation of Late-Marriage and Late-Childbirth Leaves

~1: 15 /;' J~~~~c...:;.--:.. I. ~ffi ~I J) ':~

Module 22: Signal Integrity

Automating Inter-Layer In-Design Checks in Rigid-Flex PCBs

DFA (Design For Assembly) This Application Note describes how to use the DFA functionality and the different settings.

CAD Import Module and LiveLink for CAD V4.3a

Writing Gerber Files from Cadence APD/Allegro for NETEX-G

Streamlining the creation of high-speed interconnect on digital PCBs

Copyrights. Software, documentation and related materials: Copyright 2002 Altium Limited

Printed Circuit Boards. Bypassing, Decoupling, Power, Grounding Building Printed Circuit Boards CAD Tools

2013 首 届 国 际 营 养 与 健 康 大 会

A Program for PCB Estimation with Altium Designer

Addressing the DDR3 design challenges using Cadence DDR3 Design-In Kit

Agilent EEsof EDA.

Bird still caged? China s courts under reform. Workshop, June 3-4, 2016, Vienna, Austria. (University of Vienna, Department of East Asian Studies)

MID, Flexible Circuits or Printed Circuit Boards? Technology Selection Based on Virtual Prototypes. 1 MID Congress 2010

BEDIFFERENT A C E I N T E R N A T I O N A L

Automated EMC Rule Checking for PCB Designs in the Real-World

Technology Update: Workbench, Geometry, Meshing, Workflow. ANSYS Users Group Meeting Prague, 2011

Solutions Components Products Services IMST THE MORE EFFECTIVE 3D-EM SIMULATION TOOL. EMPIRE XCcel

Kingdom Tower: A New Icon for Saudi Arabia

Virtuoso Analog Design Environment Family Advanced design simulation for fast and accurate verification

Forum R.F.& Wireless, Roma il 21 Ottobre 2008 Dr. Emmanuel Leroux Country Manager for Italy

IBIS for SSO Analysis

Simulation and Design of Printed Circuit Boards Utilizing Novel Embedded Capacitance Material

Can someone speak some Korean to tell him where the aperture button is?

Number of Edges on Excavated Boundaries : What does it mean?

Complete Technology and RFID

An Overview of the Finite Element Analysis

Agilent EEsof EDA.

MySQL 備 份, 高 可 用 及 高 扩 展 解 决 方 案

Microsoft Big Data 解決方案與案例分享

Forum R.F.& Wireless, Milano il 14 Febbraio 2008 Dr. Emmanuel Leroux Technical Sales Manager for Italy

COMPARISON OF SOFTWARE TOOLS FOR THE DESIGN OF MICROWAVE COMPONENTS

Connector Launch Design Guide

美 国 律 师 协 会 知 识 产 权 法 部 和 国 际 法 律 部 关 于 中 华 人 民 共 和 国 专 利 法 修 改 草 案 ( 征 求 意 见 稿 ) 的 联 合 意 见 书

PCB Project (*.PrjPcb)

Application Note. PCIEC-85 PCI Express Jumper. High Speed Designs in PCI Express Applications Generation GT/s

Graser User Conference Only

Wurth Electronics Midcom Altium Library Training Module Altium Designer layout software and the Wurth Electronics Midcom Altium libraries

VARIATION-AWARE CUSTOM IC DESIGN REPORT 2011

国 际 储 备 与 外 币 流 动 性 数 据 模 板 Template on International Reserves and Foreign Currency Liquidity


FRESH PRODUCE FORUM CHINA, 1 JUNE 2016, CHENGDU, CHINA 新 鲜 果 蔬 行 业 中 国 高 峰 论 坛,2016 年 6 月 1 日, 成 都 EXHIBITOR REGISTRATION FORM 参 展 商 申 请 表 格

MySQL High Availability. MMM & MHA in DP 卢钧轶

The Design & Test of Broadband Launches up to 50 GHz on Thin & Thick Substrates

Simulation and Design Route Development for ADEPT-SiP

CONCEPT-II. Overview of demo examples

Kristian Skovbakke Villadsen, Arkitekt MAA, Associate ved Gehl Architects

Best practices for efficient HPC performance with large models

Executive Summary. Table of Contents

FLUX / GOT-It Finite Element Analysis of electromagnetic devices Maccon GmbH

Power Delivery Network (PDN) Analysis

大 学 英 语 六 级 随 堂 听 简 答 篇

EW-7438RPn Mini 安 裝 指 南 / v1.0

Introduction to CFD Analysis

High Performance Computing in CST STUDIO SUITE

Time and Frequency Domain Analysis for Right Angle Corners on Printed Circuit Board Traces

CastNet: Modelling platform for open source solver technology

2015 年 12 月 大 学 英 语 六 级 考 试 真 题 优 化 卷 ( 第 二 套 ) 答 题 卡 1

Designing a Schematic and Layout in PCB Artist

The waveguide adapter consists of a rectangular part smoothly transcending into an elliptical part as seen in Figure 1.

Balun Parameter Definitions & Measurement May 2004

Lecture 7 - Meshing. Applied Computational Fluid Dynamics

Terms and Conditions of Purchase- Bosch China [ 采 购 通 则 博 世 ( 中 国 )]

POWER FORUM, BOLOGNA

Accurate Measurement of the Mains Electricity Frequency

CADENCE LAYOUT TUTORIAL

State of the Art in EM Software for Microwave Engineers

ANSYS Meshing User's Guide

Transcription:

ANSYS HFSS 3D Layout 侯 明 刚

Introducing the New Layout Flow with HFSS

Two Design Interfaces Mechanical CAD (MCAD) Both Require Electrical the Accuracy Layout (ECAD) of 3D and HFSS

HFSS: 3D Parametric Design Entry (MCAD) Arbitrary 3D HFSS Desktop Parametric Variations Toolkits Script Customization Geometry 3 rd Party 3D CAD Bi-Directional 3D Editor Native 3D Component Library Design Flow Integration Customization

HFSS: Layout Parametric Design Entry (EDA) Geometry 3 rd Party Layout Translation Layout Editor Native Scripted Footprints 3D Layout Designer Desktop Parametric Variations Toolkits Script Customization Design Flow Integration Customization

HFSS v2014: Arbitrary 3D or 3D Layout No change to 3D product, licenses added to enable layout ensemble_gui nexxim_gui Arbitrary 3D Parametric Variations Toolkits Script Customization 3 rd Party 3D CAD Bi-Directional 3D Editor Native 3D Component Library 3 rd Party Layout Translation Layout Editor Native Scripted Footprints Required Installs HFSS v2014 Designer v2014 3D Layout Parametric Variations Toolkits Script Customization

Additional Capability for HFSS v2014 1. HFSS with Layout Editor (Included) Automated Interface for Package, PCB, or IC passive design Layout with Integrated 3D HFSS solve» DC Solver» Passive/Causal Frequency Sweeps» Embedded S-Parameters» Native HFSS solves from Cadence Allegro, APD, SiP, and Virtuoso Schematic Capture (Circuit Analysis enabled with optional license) Full-wave SPICE circuit generation 2. PlanarEM (2.5D Method of Moments, Included) Enabled with the HFSS solve license 3. Phi Mesher

HFSS from Layout Features for HFSS from Layout Integrated HFSS for layout geometry Parametric Layout Editor Stackup Etch Factor/Layer Offset Padstacks Trace parameters HFSS Extents Finite Dielectrics Sub-region Hierarchy Solver Integrated HFSS solver DC Solver Embedded RLC and/or S-Parameters for HFSS Post-Processing Network Data Explorer Full-Wave SPICE/HSPICE broadband ROM export Integration with industry: Cadence, Zuken, Mentor and Altium

Now included with HFSS Fast solve 2D conductors Infinite GND Early in the design process Leverage HFSS and 3D FEM with adaptive meshing in the later stages PlanarEM 2.5D Method of Moments

Ease of Use: Ports 3. Right click on Excitations, then click on Couple Edge Ports 1. Click on the Select Elements button 2. While pressing the Ctrl button, select both lumped ports

Convert to Differential Waveport in One Click Newly created coupled Waveport

Easily Size Waveport in a Few Clicks Port with a Horizontal Extent Factor = 3 If the newly generated coupled waveport can be changed by editing the Horizontal Extent Factor Port with a Horizontal Extent Factor = 5

HFSS Solve from SIwave

HFSS within Cadence Create and Solve HFSS models from within Allegro Package Designer Allegro PCB Designer SiP Digital Layout Virtuoso Analog Design Environment Set-up and solve HFSS simulations without leaving the Cadence environment

HFSS 3D Layout and the Phi Mesher

Classic HFSS Meshing Techniques Approach: Starts with a 3D surface triangular mesh on all objects and generate a 3D volume mesh throughout simulation domain Availability: HFSS (traditional 3D interface) and HFSS 3D Layout Pro: Works for any arbitrary 3D geometry Con: For complex, many layered geometries can require a long time to generate Phi New Approach: From a layout, generate layer by layer 2D triangular mesh. Sweep mesh in stackup (+z) direction to generate tetrahedral mesh elements Advantage: Skips heavyweight ACIS and 3D surface mesh generation Availability: HFSS 3D Layout only Pro: Extremely fast relative to classic 3D mesh approach Con: Only works for stack-up or swept in Z geometries. IC components and packages, PCBs. etc.

Why Phi? Phi vs Classic Always wins initial mesh generation Including Lambda + Port Adapt Initial mesh size is comparable R14.5: 5hrs - Initial Mesh 2014.0: 11min - Initial Mesh Can mesh bigger designs When combined with distributed memory solver and hardware can solve very large and complex designs Summary: Initial Mesh is orders of magnitudes faster, Solver is the same

Accurate Solution Industry leading meshing capacity Causal/Passive s-parameters True DC solution Embedded RLC or s-parameter components Benefits of HFSS for 3D Layout Fast Simulations Reduces multi-day long simulations to a few hours or less Ease of use 3D Layout Easy translation, import and setup Maintains trace characteristics and nets from layout Hierarchical design Chip/Package/Board Embedded dielectric layers Parameterized model for Design Optimization Trace width, layer thickness, via dimensions etc. Manufacturing tolerances (etching factor) Materials

Enhanced Meshing in HFSS 3D Layout HFSS 3D Layout meshing advantages Mesh and solve non-manifold geometry Mesh geometries with large aspect ratios Layer-based geometry is easier to edit, modify, clean up etc. ¼ of multilayer flip-chip package 20 nets (40 ports) HFSS 3D Classic 5hrs 15min HFSS 3D Layout w Classic v15 3hrs 41 min HFSS 3D Layout w Phi 11 min

Is there a difference between HFSS 3D and HFSS 3D Layout? Solve a model in both HFSS 3D and HFSS 3D Layout and compare Note easy export from HFSS 3D layout to HFSS 3D

Multilayer complex package layout HFSS 3D compared to HFSS 3D Layout HFSS 3D CAD HFSS 3D Layout

Initial Meshing Comparison Extremely fast initial Phi meshing. Phi is 20X faster! 4min vs. 1hr 20min HFSS 3D - Classic HFSS 3D Layout - PHI

HFSS 3D Run Time Total: 6hrs 33min Adaptive Part: 4hr 1min Interpolating Sweep: 2hrs 32 min

HFSS 3D Layout Run Time Total: 3hrs 3min Adaptive Part: 1hr 05min Interpolating Sweep: 1hr 58 min

HFSS 3D vs. HFSS 3D Layout Virtually identical results from adaptive meshing Solid HFSS 3D Dashed - - - - - - - HFSS 3D Layout

Summary HFSS 3D CAD HFSS 3D Layout Initial Mesher Classic Phi Initial Mesh Size (tets) 763, 953 712, 536 Initial Mesh Time 1hr 20min 4min Number of Adaptive Passes 6 7 Number of Tets - Final 1, 617, 954 1, 620, 969 Adaptive Passes Run Time 4hrs 1min 1hr 5min (3.7X faster) RAM 47.6 GB 49.6 GB

Is there a difference between HFSS 3D and HFSS 3D Layout? Example #2: Multi-layer PCB with end to end SMA connectors 3D components drawn as stacked up geometry can be modeled in HFSS 3D Layout

HFSS 3D Solid Model Design Creation HFSS 3D Geometry Include SMA connector body with stands (serve as ground pins) Account for true 3D SMA transition to PCB Lumped Port dimensions equal to connector pin dimensions

HFSS 3D Layout Design Creation Added SMA body geometry to a layout stackup Port properties created automatically Stackup Editor Layout View Port/pin settings EM Design 3D View

Results Comparison HFSS 3D compared to HFSS 3D Layout Solid HFSS 3D Dashed - - - - - - - HFSS 3D Layout

总 结 Phi meshing 是 突 破 性 的 有 限 元 网 格 生 成 技 术 为 IC IC 封 装 和 PCB 设 计 者 提 供 了 电 路 工 程 师 熟 悉 的 操 作 界 面 和 快 速 初 始 网 格 刨 分 和 快 速 仿 真 技 术 结 合 ANSYS HPC 技 术 增 加 求 解 规 模 的 可 扩 展 性, 支 持 求 解 更 大 更 复 杂 的 层 叠 结 构 分 布 式 直 接 矩 阵 求 解 器 (Distributed direct matrix solver) 使 用 多 机 分 布 式 内 存 方 式 求 解 及 其 消 耗 内 存 的 超 大 型 复 杂 设 计 频 域 分 解 算 法 (Spectral decomposition method) 进 行 多 频 点 并 行 求 解, 加 快 扫 频 速 度