SN54HC157, SN74HC157 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS



Similar documents
SN54HC191, SN74HC191 4-BIT SYNCHRONOUS UP/DOWN BINARY COUNTERS

SN54F157A, SN74F157A QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

SN28838 PAL-COLOR SUBCARRIER GENERATOR

SN54ALS191A, SN74ALS191A SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS

ORDERING INFORMATION. TOP-SIDE MARKING PDIP N Tube SN74LS07N SN74LS07N PACKAGE. SOIC D Tape and reel SN74LS07DR

SN54165, SN54LS165A, SN74165, SN74LS165A PARALLEL-LOAD 8-BIT SHIFT REGISTERS

TSL250, TSL251, TLS252 LIGHT-TO-VOLTAGE OPTICAL SENSORS

TSL INTEGRATED OPTO SENSOR

INTEGRATED CIRCUITS. 74F153 Dual 4-line to 1-line multiplexer. Product specification 1996 Jan 05 IC15 Data Handbook

HEF4011B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Quad 2-input NAND gate

INTEGRATED CIRCUITS. 74LVC08A Quad 2-input AND gate. Product specification IC24 Data Handbook Jun 30

3-input EXCLUSIVE-OR gate. The 74LVC1G386 provides a 3-input EXCLUSIVE-OR function.

LOW-VOLTAGE DUAL 1-OF-4 MULTIPLEXER/ DEMULTIPLEXER

TM497BBK32H, TM497BBK32I BY 32-BIT TM893CBK32H, TM893CBK32I BY 32-BIT DYNAMIC RAM MODULES

1-of-4 decoder/demultiplexer

74F257A Quad 2-line to 1-line selector/multiplexer, non-inverting (3-State)

Quad 2-input NAND Schmitt trigger

How To Make A Two Series Cell Battery Pack Supervisor Module

. HIGH SPEED .LOW POWER DISSIPATION .COMPATIBLE WITH TTL OUTPUTS M54HCT27 M74HCT27 TRIPLE 3-INPUT NOR GATE. tpd = 9 ns (TYP.

SDLS068A DECEMBER 1972 REVISED OCTOBER Copyright 2001, Texas Instruments Incorporated

HEF4021B. 1. General description. 2. Features and benefits. 3. Ordering information. 8-bit static shift register

The 74LVC1G11 provides a single 3-input AND gate.

4-bit binary full adder with fast carry CIN + (A1 + B1) + 2(A2 + B2) + 4(A3 + B3) + 8(A4 + B4) = = S1 + 2S2 + 4S3 + 8S4 + 16COUT

SEMICONDUCTOR TECHNICAL DATA

CD4027BMS. CMOS Dual J-K Master-Slave Flip-Flop. Pinout. Features. Functional Diagram. Applications. Description. December 1992

3-to-8 line decoder, demultiplexer with address latches

PI5C

74HC02; 74HCT General description. 2. Features and benefits. Ordering information. Quad 2-input NOR gate

MOSFET N-channel enhancement switching transistor IMPORTANT NOTICE. use

RETRIEVING DATA FROM THE DDC112

DM74157 Quad 2-Line to 1-Line Data Selectors/Multiplexers

HEF4013B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Dual D-type flip-flop

INTEGRATED CIRCUITS. 74F74 Dual D-type flip-flop. Product specification Supercedes data of 1990 Oct 23 IC15 Data Handbook.

bq2114 NiCd or NiMH Gas Gauge Module with Charge-Control Output Features General Description Pin Descriptions

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

DM74LS157 DM74LS158 Quad 2-Line to 1-Line Data Selectors/Multiplexers

74HC238; 74HCT to-8 line decoder/demultiplexer

.LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M74HC154 4 TO 16 LINE DECODER/DEMULTIPLEXER. HIGH SPEED tpd = 15 ns (TYP.) at VCC =5V

Designing With the SN54/74LS123. SDLA006A March 1997

74HC377; 74HCT General description. 2. Features and benefits. 3. Ordering information

DATA SHEET. MMBT3904 NPN switching transistor DISCRETE SEMICONDUCTORS. Product data sheet Supersedes data of 2002 Oct Feb 03.

Low-power configurable multiple function gate

DATA SHEET. PBSS5540Z 40 V low V CEsat PNP transistor DISCRETE SEMICONDUCTORS. Product data sheet Supersedes data of 2001 Jan Sep 21.

TSM2N7002K 60V N-Channel MOSFET

Triple single-pole double-throw analog switch

Features. Symbol JEDEC TO-220AB

Signal Conditioning Wheatstone Resistive Bridge Sensors

Wide Bandwidth, Fast Settling Difet OPERATIONAL AMPLIFIER

DM74LS153 Dual 1-of-4 Line Data Selectors/Multiplexers

IrDA Transceiver with Encoder/Decoder

PESDxU1UT series. 1. Product profile. Ultra low capacitance ESD protection diode in SOT23 package. 1.1 General description. 1.

Quad 2-Line to 1-Line Data Selectors Multiplexers

74HC154; 74HCT to-16 line decoder/demultiplexer

INTEGRATED CIRCUITS. NE558 Quad timer. Product data Supersedes data of 2001 Aug Feb 14

8-channel analog multiplexer/demultiplexer

74HC2G02; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input NOR gate

IDT6116SA IDT6116LA. CMOS Static RAM 16K (2K x 8-Bit)

Medium power Schottky barrier single diode

40 V, 200 ma NPN switching transistor

CAN bus ESD protection diode

SN54/74LS682 SN54/74LS684 8-BIT MAGNITUDE COMPARATORS SN54/74LS688 8-BIT MAGNITUDE COMPARATORS FAST AND LS TTL DATA 5-603

14-stage ripple-carry binary counter/divider and oscillator

54157 DM54157 DM74157 Quad 2-Line to 1-Line Data Selectors Multiplexers

High-Speed, Low r ON, SPST Analog Switch (1-Bit Bus Switch)

. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54/M74HC190 M54/M74HC191 4 BIT SYNCHRONOUS UP/DOWN COUNTERS. fmax = 48 MHz (TYP.

DG2302. High-Speed, Low r ON, SPST Analog Switch. Vishay Siliconix. (1-Bit Bus Switch with Level-Shifter) RoHS* COMPLIANT DESCRIPTION FEATURES

CMOS Power Consumption and C pd Calculation

V OUT. I o+ & I o- (typical) 2.3A & 3.3A. Package Type

Super high-speed, and high density gate array Dual power supply operation Raw gates from 18K to 216K gates (Sea of gates) DESCRIPTION

Smart Battery Module with LEDs and Pack Supervisor

MM54C150 MM74C Line to 1-Line Multiplexer

74HC138; 74HCT to-8 line decoder/demultiplexer; inverting

74HCU General description. 2. Features and benefits. 3. Ordering information. Hex unbuffered inverter

74F168*, 74F169 4-bit up/down binary synchronous counter

Planar PIN diode in a SOD323 very small plastic SMD package.

Understanding the Terms and Definitions of LDO Voltage Regulators

74HC32; 74HCT General description. 2. Features and benefits. Quad 2-input OR gate

74HC175; 74HCT175. Quad D-type flip-flop with reset; positive-edge trigger

DATA SHEET. KGL Gbps D-Flip Flop IC 0.2µm Gate Length GaAs MESFET Technology

HCC/HCF4032B HCC/HCF4038B

AAT3520/2/4 MicroPower Microprocessor Reset Circuit

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

8-bit binary counter with output register; 3-state

3.3-V CAN TRANSCEIVERS

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state

Description. For Fairchild s definition of Eco Status, please visit:

65 V, 100 ma PNP/PNP general-purpose transistor

74HC4040; 74HCT stage binary ripple counter

HCF4001B QUAD 2-INPUT NOR GATE

74HC107; 74HCT107. Dual JK flip-flop with reset; negative-edge trigger

FEATURES DESCRIPTION APPLICATIONS BLOCK DIAGRAM. PT2248 Infrared Remote Control Transmitter

µa7800 SERIES POSITIVE-VOLTAGE REGULATORS

STN3NF06L. N-channel 60 V, 0.07 Ω, 4 A, SOT-223 STripFET II Power MOSFET. Features. Application. Description

TIL311 HEXADECIMAL DISPLAY WITH LOGIC

PRTR5V0U2F; PRTR5V0U2K

The 74LVC1G04 provides one inverting buffer.

BAT54 series SOT23 Schottky barrier diodes Rev. 5 5 October 2012 Product data sheet 1. Product profile 1.1 General description

TOSHIBA Insulated Gate Bipolar Transistor Silicon N Channel IGBT GT60J323

Audio Tone Control Using The TLC074 Operational Amplifier

Transcription:

SNHC, SNHC QUADRUPLE 2-LINE TO -LINE DATA SELECTORS/MULTIPLEXERS SCLSB DECEMBER 982 REVISED MAY 99 Package Options Include Plastic Small-Outline (D) and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 00-mil DIPs description These monolithic data selectors/multiplexers contain inverters and drivers to supply full data selection to the four output gates. A separate strobe () input is provided. A -bit word is selected from one of two sources and is routed to the four outputs. The HC present true data. The SNHC is characterized for operation over the full military temperature range of C to 2 C. The SNHC is characterized for operation from 0 C to 8 C. FUTION TABLE INPUTS OUTPUT SELECT DATA Y A B H X X X L L L L X L L L H X H L H X L L L H X H H SNHC...J OR W PACKAE SNHC... D OR N PACKAE (TOP VIEW) A B Y ND 2 8 2 0 9 V CC A B Y SNHC... FK PACKAE (TOP VIEW) B Y A 2 20 9 8 8 902 ND V CC Y B No internal connection A logic symbol EN A B A B 2 0 MUX 9 2 Y Y This symbol is in accordance with ANSI/IEEE Std 9-98 and IEC Publication -2. Pin numbers shown are for the D, J, N, and W packages. Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright 99, Texas Instruments Incorporated POST OFFICE BOX 0 DALLAS, TEXAS 2

SNHC, SNHC QUADRUPLE 2-LINE TO -LINE DATA SELECTORS/MULTIPLEXERS SCLSB DECEMBER 982 REVISED MAY 99 logic diagram (positive logic) A 2 B Y A B 0 9 Y 2 Pin numbers shown are for the D, J, N, and W packages. absolute maximum ratings over operating free-air temperature range Supply voltage range, V CC.......................................................... 0. V to V Input clamp current, I IK (V I < 0 or V I > V CC ) (see Note ).................................... ±20 ma Output clamp current, I OK (V O < 0 or V O > V CC ) (see Note )................................ ±20 ma Continuous output current, I O (V O = 0 to V CC ).............................................. ± ma Continuous current through V CC or ND................................................... ±0 ma Package thermal impedance, θ JA (see Note 2): D package.................................. C/W N package................................... 8 C/W Storage temperature range, T stg................................................... C to 0 C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES:. The input and output voltage ratings may be exceeded if the input and output current ratings are observed. 2. The package thermal impedance is calculated in accordance with JESD, except for through-hole packages, which use a trace length of zero. 2 POST OFFICE BOX 0 DALLAS, TEXAS 2

SNHC, SNHC QUADRUPLE 2-LINE TO -LINE DATA SELECTORS/MULTIPLEXERS recommended operating conditions SCLSB DECEMBER 982 REVISED MAY 99 SNHC SNHC MIN NOM MAX MIN NOM MAX Supply voltage 2 2 V = 2 V.. VIH High-level input voltage =. V.. V = V.2.2 = 2 V 0 0. 0 0. VIL Low-level input voltage =. V 0. 0. V = V 0.8 0.8 VI Input voltage 0 0 V VO Output voltage 0 0 V = 2 V 0 000 0 000 tt Input transition (rise and fall) time =. V 0 00 0 00 ns = V 0 00 0 00 TA Operating free-air temperature 2 0 8 C electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS TA = 2 C SNHC SNHC MIN TYP MAX MIN MAX MIN MAX 2 V.9.998.9.9 IOH = 20 µa. V..99.. VOH VI = VIH or VIL V.9.999.9.9 V IOH = ma. V.98...8 IOH =.8 ma V.8.8.2. 2 V 0.002 0. 0. 0. IOL = 20 µa. V 0.00 0. 0. 0. VOL VI = VIH or VIL V 0.00 0. 0. 0. V IOL = ma. V 0. 0.2 0. 0. IOL =.8 ma V 0. 0.2 0. 0. II VI = or 0 V ±0. ±00 ±000 ±000 na ICC VI = or 0, IO = 0 V 8 0 80 µa Ci 2 V to V 0 0 0 pf POST OFFICE BOX 0 DALLAS, TEXAS 2

SNHC, SNHC QUADRUPLE 2-LINE TO -LINE DATA SELECTORS/MULTIPLEXERS SCLSB DECEMBER 982 REVISED MAY 99 switching characteristics over recommended operating free-air temperature range, C L = 0 pf (unless otherwise noted) (see Figure ) PARAMETER FROM (INPUT) TO (OUTPUT) TA = 2 C SNHC SNHC MIN TYP MAX MIN MAX MIN MAX 2 V 2 90 0 A or B Y. V 2 8 2 V 2 2 2 2 V 2 90 0 tpd Y. V 8 2 8 ns V 2 2 2 2 V 9 0 Y. V 2 29 V 20 29 2 2 V 28 0 90 tt Y. V 8 2 8 ns V 0 switching characteristics over recommended operating free-air temperature range, C L = 0 pf (unless otherwise noted) (see Figure ) PARAMETER FROM (INPUT) TO (OUTPUT) TA = 2 C SNHC SNHC MIN TYP MAX MIN MAX MIN MAX 2 V 8 90 290 2 A or B Y. V 2 8 8 V 8 9 2 V 8 20 20 20 tpd Y. V 2 2 2 ns V 8 2 V 9 90 290 2 Y. V 2 8 8 V 8 9 2 V 20 2 tt Y. V 2 ns V operating characteristics, T A = 2 C PARAMETER TEST CONDITIONS TYP Cpd Power dissipation capacitance No load 0 pf POST OFFICE BOX 0 DALLAS, TEXAS 2

SNHC, SNHC QUADRUPLE 2-LINE TO -LINE DATA SELECTORS/MULTIPLEXERS PARAMETER MEASUREMENT INFORMATION SCLSB DECEMBER 982 REVISED MAY 99 From Output Under Test Test Point CL (see Note A) Input tplh tphl 0 V LOAD CIRCUIT In-Phase Output 0% 90% 90% tr VOH 0% VOL tf Input 0% 90% 90% tr 0% 0 V tf Out-of-Phase Output tphl 90% 0% 0% tf tplh VOH 90% VOL tr VOLTAE WAVEFORM INPUT RISE AND FALL TIMES VOLTAE WAVEFORMS PROPAATION DELAY AND OUTPUT TRANSITION TIMES NOTES: A. CL includes probe and test-fixture capacitance. B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR MHz, ZO = 0 Ω, tr = ns, tf = ns. C. The outputs are measured one at a time with one input transition per measurement. D. tplh and tphl are the same as tpd. Figure. Load Circuit and Voltage Waveforms POST OFFICE BOX 0 DALLAS, TEXAS 2

IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. CERTAIN APPLICATIONS USIN SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAE ( CRITICAL APPLICATIONS ). TI SEMICONDUCTOR PRODUCTS ARE NOT DESINED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. ILUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER S RISK. In order to minimize risks associated with the customer s applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI s publication of information regarding any third party s products or services does not constitute TI s approval, warranty or endorsement thereof. Copyright 998, Texas Instruments Incorporated