LOW POWER SPREAD SPECTRUM OSCILLATOR

Similar documents
Features. Modulation Frequency (khz) VDD. PLL Clock Synthesizer with Spread Spectrum Circuitry GND

TRIPLE PLL FIELD PROG. SPREAD SPECTRUM CLOCK SYNTHESIZER. Features

ICS379. Quad PLL with VCXO Quick Turn Clock. Description. Features. Block Diagram

DSC1001. Low-Power Precision CMOS Oscillator 1.8~3.3V. Features. General Description. Benefits. Block Diagram

ICS SPREAD SPECTRUM CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET

SPREAD SPECTRUM CLOCK GENERATOR. Features

4 OUTPUT PCIE GEN1/2 SYNTHESIZER IDT5V41186

Spread Spectrum Clock Generator

Low-Jitter I 2 C/SPI Programmable Dual CMOS Oscillator

ICS SYSTEM PERIPHERAL CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

VS-500 Voltage Controlled SAW Oscillator

V CC TOP VIEW. f SSO = 20MHz to 134MHz (DITHERED)

EMERGING DISPLAY CUSTOMER ACCEPTANCE SPECIFICATIONS (LED TYPES) EXAMINED BY : FILE NO. CAS ISSUE : DEC.01,1999 TOTAL PAGE : 7 APPROVED BY:

Configurable High Performance SMD TCXO/VCTCXO

EMERGING DISPLAY CUSTOMER ACCEPTANCE SPECIFICATIONS 16290(LED TYPES) EXAMINED BY : FILE NO. CAS ISSUE : JUL.03,2001 TOTAL PAGE : 7

1 TO 4 CLOCK BUFFER ICS551. Description. Features. Block Diagram DATASHEET

If there is any doubt about the results, measurement shall be made within the following limits : Ambient temperature 25±3 Relative humidity 40%~70%

ICS514 LOCO PLL CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

EMERGING DISPLAY CUSTOMER ACCEPTANCE SPECIFICATIONS 16400(LED TYPES) EXAMINED BY : FILE NO. CAS ISSUE : JAN.19,2000 TOTAL PAGE : 7 APPROVED BY:

2 TO 4 DIFFERENTIAL PCIE GEN1 CLOCK MUX ICS Features

How to Improve Tablet PCs and Other Portable Devices with MEMS Timing Technology

Spread-Spectrum Crystal Multiplier DS1080L. Features

TS555. Low-power single CMOS timer. Description. Features. The TS555 is a single CMOS timer with very low consumption:

High Precision TCXO / VCTCXO Oscillators

SPECIFICATION PRODUCT NAME: VOLTAGE CONTROLLED CRYSTAL OSCILLATOR CSX-750V

Spread Spectrum Clock Generator AK8126A

VT-802 Temperature Compensated Crystal Oscillator

Title: Low EMI Spread Spectrum Clock Oscillators

ZL40221 Precision 2:6 LVDS Fanout Buffer with Glitchfree Input Reference Switching and On-Chip Input Termination Data Sheet

Spread Spectrum Clock Generator

VS-702 Voltage Controlled SAW Oscillator Previous Vectron Model VS-720

PECL and LVDS Low Phase Noise VCXO (for MHz Fund Xtal) XIN XOUT N/C N/C CTRL VCON (0,0) OESEL (Pad #25) 1 (default)

STLQ ma, ultra low quiescent current linear voltage regulator. Description. Features. Application

RTS5401. USB 3.0 Super-Speed HUB Controller DATASHEET. Doc Rev th Apr i Rev 0.90

Performance Specifications

CD4027BMS. CMOS Dual J-K Master-Slave Flip-Flop. Pinout. Features. Functional Diagram. Applications. Description. December 1992

Real Time Clock Module with I2C Bus

IR Receiver Module for Light Barrier Systems

High-Speed, 5 V, 0.1 F CMOS RS-232 Driver/Receivers ADM202/ADM203

ICS Pentium/Pro TM System Clock Chip. Integrated Circuit Systems, Inc. General Description. Pin Configuration.

4N25 Phototransistor Optocoupler General Purpose Type

High Common-Mode Rejection. Differential Line Receiver SSM2141. Fax: 781/ FUNCTIONAL BLOCK DIAGRAM FEATURES. High Common-Mode Rejection

FXU P C R Frequency (in MHz) Resolutions to 6 places past the decimal point 1 = 1.8V 2 = 2.5 V 3 = 3.3 V

Push-Pull FET Driver with Integrated Oscillator and Clock Output

Low Phase Noise XO (for HF Fund. and 3 rd O.T.) XIN XOUT N/C N/C OE CTRL N/C (0,0) Pad #9 OUTSEL

LM566C Voltage Controlled Oscillator

SP490/491 Full Duplex RS-485 Transceivers

Wideband Driver Amplifiers

UC3842/UC3843/UC3844/UC3845

2/4, 4/5/6 CLOCK GENERATION CHIP

SN54HC191, SN74HC191 4-BIT SYNCHRONOUS UP/DOWN BINARY COUNTERS

PS25202 EPIC Ultra High Impedance ECG Sensor Advance Information

LDS WLED Matrix Driver with Boost Converter FEATURES APPLICATION DESCRIPTION TYPICAL APPLICATION CIRCUIT

TLI4946. Datasheet TLI4946K, TLI4946-2K, TLI4946-2L. Sense and Control. May 2009

PS323. Precision, Single-Supply SPST Analog Switch. Features. Description. Block Diagram, Pin Configuration, and Truth Table. Applications PS323 PS323

Fairchild Solutions for 133MHz Buffered Memory Modules

SKY LF: 20 MHz-3.0 GHz High Power SP4T Switch With Decoder

DG2302. High-Speed, Low r ON, SPST Analog Switch. Vishay Siliconix. (1-Bit Bus Switch with Level-Shifter) RoHS* COMPLIANT DESCRIPTION FEATURES

DG2731/2732/2733. Low Voltage, 0.4 Ω, Dual SPDT Analog Switch. Vishay Siliconix. RoHS COMPLIANT FEATURES

Optocoupler, Phototransistor Output, 4 Pin LSOP, Long Creepage Mini-Flat Package

ST202 5V POWERED MULTI-CHANNEL RS-232 DRIVERS AND RECEIVERS

LC898300XA. Functions Automatic adjustment to the individual resonance frequency Automatic brake function Initial drive frequency adjustment function

VITESSE SEMICONDUCTOR CORPORATION. 16:1 Multiplexer. Timing Generator. CMU x16

X2 LR Optical Transponder, 10Km Reach

SLG7NT4129 PCIE RTD3. Pin Configuration. Features Low Power Consumption Dynamic Supply Voltage RoHS Compliant / Halogen-Free Pb-Free TDFN-12 Package

Si510/511. CRYSTAL OSCILLATOR (XO) 100 khz TO 250 MHZ. Features. Applications. Description. Functional Block Diagram. Si5602

MASW TB. GaAs SPST Switch, Absorptive, Single Supply, DC-4.0 GHz. Features. Pin Configuration 1,2,3,4. Description. Ordering Information

XR-T5683A PCM Line Interface Chip

High-Speed, Low r ON, SPST Analog Switch (1-Bit Bus Switch)

Data Sheet, V1.1, May 2008 SMM310. Silicon MEMS Microphone. Small Signal Discretes

ACT4077 Driver for MACAIR A3818, A5690, A5232, A4905 & MIL-STD-1553

Y.LIN ELECTRONICS CO.,LTD.

1 Form A Solid State Relay

AAT3520/2/4 MicroPower Microprocessor Reset Circuit

TS321 Low Power Single Operational Amplifier

Optocoupler, Phototransistor Output, with Base Connection

AP331A XX G - 7. Lead Free G : Green. Packaging (Note 2)

MADR TR. Quad Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. 4. Functional Schematic. Features.

USB Flash Drive Engineering Specification

Data Sheet. ACPL-077L Low Power 3.3 V / 5 V High Speed CMOS Optocoupler Design for System Level Reliability. Description. Features. Functional Diagram

Description SO-8. series. Furthermore, in the 8-pin configuration Very low-dropout voltage (0.2 V typ.)

css Custom Silicon Solutions, Inc.

Data Sheet. ACPL-M21L, ACPL-021L, ACPL-024L, ACPL-W21L and ACPL-K24L Low Power, 5 MBd Digital CMOS Optocoupler. Description.

PIN CONFIGURATION FEATURES ORDERING INFORMATION ABSOLUTE MAXIMUM RATINGS. D, F, N Packages

Symbol Parameters Units Frequency Min. Typ. Max. 850 MHz

LM217M, LM317M. Medium current 1.2 to 37 V adjustable voltage regulator. Description. Features

40 V, 200 ma NPN switching transistor

SN54HC157, SN74HC157 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

Application Note: Spread Spectrum Oscillators Reduce EMI for High Speed Digital Systems

NHD C0220BiZ FSW FBW 3V3M

Silicon PIN Photodiode

Silicon PIN Photodiode

IDT6116SA IDT6116LA. CMOS Static RAM 16K (2K x 8-Bit)

Reducing EMI and Improving Signal Integrity Using Spread Spectrum Clocking

MADR TR. Single Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. V1. Functional Schematic. Features.

Aluminum Electrolytic Capacitors Axial Miniature, Long-Life

PMEG1020EA. 1. Product profile. 2 A ultra low V F MEGA Schottky barrier rectifier. 1.1 General description. 1.2 Features. 1.

RoHs compliant, Pb-free Industrial temperature range: 40 to +85 C Footprint-compatible with ICS , 2.5, or 3.3 V operation 16-TSSOP

TSL250, TSL251, TLS252 LIGHT-TO-VOLTAGE OPTICAL SENSORS

Transcription:

LOW POWER SPREAD SPECTRUM OSCILLATOR SERIES LPSSO WITH SPREAD-OFF FUNCTION 1.0 110.0 MHz FEATURES + 100% pin-to-pin drop-in replacement to quartz and MEMS based XO + Low Power Spread Spectrum Oscillator for Low Cost + Spread-off function on Pin1 up to 50 MHz + Excellent long time reliability - outperforms quartz-based XO + LVCMOS/LVTTL compatible output + Standby current as low as 0.4 µa + Fast resume time of 3 ms (typ) + <30 ps cycle-to-cycle jitter + Spread options (contact Petermann-Technik for other spread options) Center spread: ±0.50%, ±0.25% (standard) Down spread: -1%, -0.5% (standard) + Outstanding mechanical robustness for portable applications + Express samples within 1 day ex works + Pb-free, RoHS and REACH compliant / MSL1@260 C APPLICATIONS + Printers + Flat panel drivers + PCI + MCU + USB 3.0 + PCI or PCI Express + Low Power MCU + Industrial + Telecom + Commercial + Medical GENERAL DATA PARAMETER AND CONDITIONS SYMBOL MIN. TYP. MAX. UNIT CONDITION FREQUENCY RANGE Output Frequency Range f 1 110 MHz FREQUENCY STABILITY AND AGING Frequency Tolerance F_tol -50 +50 PPM Inclusive of: Initial stability, operating temperature, rated power, supply voltage change, load change, shock & vibration -100 +100 PPM Spread Off Aging Ag -1 1 PPM 1st year at 25 C OPERATING TEMPERATURE RANGE Operating Temperature Range T_use -20 +70 C Extended Commercial -40 +85 C Industrial Storage Temperature Range T_stor -55 +125 C Storage SUPPLY VOLTAGE AND CURRENT CONSUMPTION Supply Voltage VDD 1.71 1.8 1.89 V 2.25 2.5 2.75 V 2.52 2.8 3.08 V 2.97 3.3 3.63 V Current Consumption IDD 3.7 4.1 ma No load condition, f = 20 MHz, VDD= 2.5V, 2.8V, or 3.3V 3.2 3.5 ma No load condition, f = 20 MHz, VDD = 1.8V Standby Current I_std 2.4 4.3 µa ST = GND, VDD = 3.3V, output is pulled down LVCMOS OUTPUT CHARACTERISTICS 1.2 2.2 µa ST = GND, VDD= 2.5V or 2.8V, output is pulled down 0.4 0.8 µa ST = GND, VDD = 1.8V, output is pulled down Duty Cycle DC 45 55 % All VDDs. f 70 MHz 40 60 % All VDDs. f >70 MHz Rise/Fall Time Tr, Tf 1 2 ns 20% - 80% VDD = 2.5V, 2.8V or 3.3V, 15 pf load 1.3 2.5 ns 20% - 80% VDD =1.8V, 15 pf load PAGE 1 OF 8 I SPEC 01 I REV.00 I OKTOBER 2014

GENERAL DATA (continued) PARAMETER AND CONDITIONS SYMBOL MIN. TYP. MAX. UNIT CONDITION LVCMOS OUTPUT CHARACTERISTICS Output High Voltage VOH 90% VDD IOH = -4 ma (VDD = 3.3V) IOH = -3 ma (VDD = 2.8V and VDD= 2.5V) IOH = -2 ma (VDD= 1.8V) Output Low Voltage VOL 10% VDD IOL = -4 ma (VDD = 3.3V) IOL = -3 ma (VDD= 2.8V and VDD = 2.5V) IOL = -2 ma (VDD = 1.8V) Output Load Ld 15 pf At maximum frequency and supply voltage. Contact Petermann-Technik for higher output load option. INPUT CHARACTERISTICS Input High Voltage VIH 70% VDD Pin 1, OE or ST or SD Input Low Voltage VIL 30% VDD Pin 1, OE or ST or SD STARTUP AND RESUME TIMING Startup Time T_start 10 ms Measured from the time VDD reaches its rated minimum value Resume Time T_resume 3.0 3.8 ms Measured from the time ST pin crosses 50% threshold JITTER Cycle-to-Cycle Jitter T_cyc 26 ps f = 50 MHz, Spread = ON EXCELLENT RELIABILITY DATA 26 ps f = 50 MHz, Spread = OFF MTBF Shock Resistance Vibration Resistance 500 million hours 10.000 g 70 g SPREAD SPECTRUM MODES [1] CENTER SPREAD DOWN SPREAD CODE A B C D PERCENTAGE ±0.25% ±0.50% [2] -0.5% -1.0% [3] Note: 1. In both center spread and down spread modes, triangle modulation is employed with a frequency of ~32 khz. 2.±0.5% and -1.0% are available ONLY for <75 MHz in extended commercial temperature range. PIN DESCRIPTION TOP VIEW PIN SYMBOL FUNCTIONALITY Standby (ST) H or Open [4] : specified frequency output. L: output is low (weak pull down). Oscillator stops. ST/OE/SD 1 4 VDD 1 ST/OE/SD Output Enable (OE) H or Open [4] : specified frequency output. L: output is high impedance. Spread Disable (SD) H or Open: Spread=ON L: Spread=OFF (DOWN SPREAD ONLY) GND 2 3 OUT 2 GND Ground Connect to ground 3 OUT Output Clock output 4 VDD Power Supply Note: 3. In 1.8 V mode, a resistor of <10 kω between OE pin and VDD is recommended. PAGE 2 OF 8 I SPEC 01 I REV.00 I OKTOBER 2014

Harmonic amplitude (db) PETERMANN-TECHNIK GmbH TIMING DIAGRAMS FIGURE 1. STARTUP TIMING (OE/ST MODE) FIGURE 2. STANDBY RESUME TIMING (ST MODE ONLY) 90%VDD, 2.5/2.8/3.3V parts 95%VDD, 1.8V parts VDD Pin 4 Voltage 50%VDD VDD ST Voltage T_start T_resume CLK Output CLK Output T_start: Time to start from power-off (ST/OE Mode) T_resume: Time to resume from ST (ST Mode only) PROGRAMMABLE DRIVE STRENGTH The LPSSO includes a programmable drive strength feature to provide a simple, flexible tool to optimize the clock rise/fall time for specific applications. Benefits from the programmable drive strength feature are: + Improves system radiated electromagnetic interference (EMI) by slowing down the clock rise/fall time + Improves the downstream clock receiver s (RX) jitter by decreasing (speeding up) the clock rise/fall time. + Ability to drive large capacitive loads while maintaining full swing with sharp edge rates. For more detailed information about rise/fall time control and drive strength selection, see the Petermann-Technik Applications Note section: http://www.petermann-technik.com EMI REDUCTION BY SLOWING RISE/FALL TIME FIGURE 3. HARMONIC EMI REDUCTION AS A FUNCTION OF SLOWER RISE/FALL TIME 10 0-10 -20-30 -40-50 -60-70 -80 1 3 5 7 9 11 Harmonic number trise=0.05 trise=0.1 trise=0.15 trise=0.2 trise=0.25 trise=3 trise=0.35 trise=0.4 trise=0.45 Figure 3 shows the harmonic power reduction as the rise/fall times are increased (slowed down). The rise/fall times are expressed as a ratio of the clock period. For the ratio of 0.05, the signal is very close to a square wave. For the ratio of 0.45, the rise/fall times are very close to near-triangular waveform. These results, for example, show that the 11th clock harmonic can be reduced by 35 db if the rise/fall edge is increased from 5% of the period to 45% of the period. HIGH OUTPUT LOAD CAPABILITY The rise/fall time of the input clock varies as a function of the actual capacitive load the clock drives. At any given drive strength, the rise/ fall time becomes slower as the output load increases. As an example, for a 3.3V LPSSO device with default drive strength setting, the typical rise/fall time is 1ns for 15 pf output load. The typical rise/fall time slows down to 2.6ns when the output load increases to 45 pf. One can choose to speed up the rise/fall time to 1.68ns by then increasing the drive strength setting on the LPSSO. The LPSSO can support up to 60 pf or higher in maximum capacitive loads with up to 3 additional drive strength settings. Refer to the Rise/Tall Time Tables to determine the proper drive strength for the desired combination of output load vs. rise/fall time. LPSSO DRIVE STRENGTH SELECTION Tables 1 through 4 define the rise/fall time for a given capacitive load and supply voltage. 1. Select the table that matches the LPSSO nominal supply voltage (1.8V, 2.5V, 2.8V, 3.3V). 2. Select the capacitive load column that matches the application requirement (15 pf to 60 pf) 3. Under the capacitive load column, select the desired rise/fall times. 4. The left-most column represents the part number code for the corresponding drive strength. 5. Add the drive strength code to the part number for PAGE 3 OF 8 I SPEC 01 I REV.00 I OKTOBER 2014

PROGRAMMABLE DRIVE STRENGTH (continued) CALCULATING MAXIMUM FREQUENCY Based on the rise and fall time data given in Tables 1 through 4, the maximum frequency the oscillator can operate with guaranteed full swing of the output voltage over temperature as follows: Calculate fmax for the following condition: + VDD = 3.3V (Table 1) + Capacitive Load: 30pF + Desired Tr/f time = 1.6ns (rise/fall time part number code=z) EXAMPLE 1 Max. frequency = 1 5 x Trf_20/80 Part number for the above example: LPSSO33-2520-E-50-M-25.000MHZ-T-S-A Drive strength code is inserted here. Standard setting is S RISE/FALL TIME (20% TO 80%) vs CLOAD [4] TABLE 1. RISE/FALL TIMES, VDD = 1.8V ±5%, T = 40 C TO 85 C TABLE 2. RISE/FALL TIMES, VDD = 2.5V ±10%, T = 40 C TO 85 C LOAD (pf) DRIVE STRENGTH UNIT 15 30 45 60 U Max. ns 4.2 6.8 9.4 12.1 Typ. ns 3.1 5.1 7.3 9.2 X Max. ns 3.2 4.9 6.9 8.7 Typ. ns 2.3 3.7 5.3 6.5 Z Max. ns 2.7 3.9 5.5 6.7 Typ. ns 1.7 2.9 4.2 5.2 S = standard Max. ns 2.5 3.3 4.6 5.7 Typ. ns 1.4 2.4 3.4 4.3 LOAD (pf) DRIVE STRENGTH UNIT 15 30 45 60 U Max. ns 2.8 4.6 6.8 8.3 Typ. ns 2.1 3.6 5.2 6.4 X Max. ns 2.3 3.3 5.0 5.9 Typ. ns 1.4 2.5 3.7 4.7 S = standard Max. ns 2.0 2.6 3.4 4.8 Typ. ns 1.9 2.8 3.6 H Max. ns 1.3 2.2 3.3 4.0 Typ. ns 0.9 1.6 2.3 2.9 TABLE 3. RISE/FALL TIMES, VDD = 2.8V ±10%, T = 40 C TO 85 C TABLE 4. RISE/FALL TIMES, VDD = 3.3V ±10%, T = 40 C TO 85 C LOAD (pf) DRIVE STRENGTH UNIT 15 30 45 60 U Max. ns 2.5 4.1 6.0 7.3 Typ. ns 2.0 3.2 4.8 5.9 X Max. ns 2.2 3.0 4.5 5.4 Typ. ns 1.3 2.2 3.3 4.3 S = standard Max. ns 2.0 2.4 3.5 4.3 Typ. ns 1.0 1.7 2.5 3.2 H Max. ns 1.2 1.9 2.9 3.6 Typ. ns 0.7 1.5 2.0 2.6 LOAD (pf) DRIVE STRENGTH UNIT 15 30 45 60 U Max. ns 2.4 3.5 5.5 6.4 Typ. ns 1.7 2.8 4.3 5.4 S = standard Max. ns 2.0 2.5 3.9 4.8 Typ. ns 2.0 2.9 3.8 Z Max. ns 1.2 2.0 3.0 3.7 Typ. ns 0.8 1.6 2.2 2.9 H Max. ns 0.9 1.7 2.5 3.0 Typ. ns 0.6 1.3 1.9 2.3 Note: 4. All rise/fall times are measured for the thresholds of 20% to 80% of VDD. PAGE 4 OF 8 I SPEC 01 I REV.00 I OKTOBER 2014

0.75±0.05 1.6 3.2±0.05 0.8 2.2 0.75±0.05 0.7 1.2 2.5±0.05 0.9 1.9 0.75±0.05 0.5 1.0 2.0±0.05 1.5 PETERMANN-TECHNIK GmbH DIMENSIONS AND PATTERNS 2.5 X 2.0 X 0.75 MM RECOMMENDED LAND PATTERN (UNIT:MM) [5] 2.5±0.05 1.00 1.9 0.75 3.2 X 2.5 X 0.75 MM RECOMMENDED LAND PATTERN (UNIT:MM) 3.2±0.05 2.1 2.2 0.9 1.4 5.0 X 3.2 X 0.75 MM RECOMMENDED LAND PATTERN (UNIT:MM) 5.0±0.05 2.39 2.54 5 1.5 Note: 5. A capacitor value of 0.1 µf between VDD and GND is recommended. PAGE 5 OF 8 I SPEC 01 I REV.00 I OKTOBER 2014

0.90±0.10 2.0 5.0±0.15 2.6 2.1 3.81 0.90±0.10 2.0 5.0±0.05 2.6 3.81 PETERMANN-TECHNIK GmbH DIMENSIONS AND PATTERNS 7.0 X 5.0 X 0.90 MM RECOMMENDED LAND PATTERN (UNIT:MM) 7.0±0.05 5.08 5.08 1.4 2.2 7.0 X 5.0 X 0.90 MM WITH CENTER-PAD RECOMMENDED LAND PATTERN (UNIT:MM) 7.0±0.15 5.08 5.08 1.7 1.4 2.2 Do not connect the center pad or Connect it to device s GND REFLOW SOLDER PROFILE PAGE 6 OF 8 I SPEC 01 I REV.00 I OKTOBER 2014

ORDERING INFORMATION OSCILLATOR FAMILY LPSSO SUPPLY VOLTAGE 18 for 1.8V 25 for 2.5V 28 for 2.8V 33 for 3.3V TEMPERATURE RANGE M for -20 +70 C W for -40 +85 C FREQUENCY 1.00000 to 110.00000 MHz SPREAD SPECTRUM PERCENTAGE LPSSO 33-2520-E-50-M-25.000MHz-T-S-A FREQUENCY STABILITY 50 for ±50 PPM 100 for ±100 PPM Please specify when Spread=OFF is required PACKING METHOD B for Bulks or Tubes T for Tape & ReeL PACKAGE SIZE 2520 for 2.5 X 2.0 mm 3225 for 3.2 X 2.5 mm 5032 for 5.0 X 3.2 mm 7050 for 7.0 X 5.0 mm (without center-pad) 7051 for 7.0 X 5.0 mm (with center-pad) FEATURE PIN E for OUTPUT ENABLE S for STANDBY SD for SPREAD DISABLE (DOWN SPREAD ONLY) OUTPUT DRIVE STRENGTH S Standard (datasheet limits) See Tables 1 to 4 for rise/fall times U Z X H EXAMPLE: LPSSO33-2520-E-50-M-25.000MHZ-T-S-A PLEASE INDICATE YOUR REQUIRED PARAMETERS EXPRESS SAMPLES ARE DELIVERABLE ON THE SAME DAY IF ORDERED UNTIL 02:00 PM! PAGE 7 OF 8 I SPEC 01 I REV.00 I OKTOBER 2014

PREMIUM QUALITY BY PETERMANN-TECHNIK OUR COMPANY IS CERTIFIED ACCORDING TO ISO 9001:2008 IN OC- TOBER 2013 BY THE DMSZ CERTIFIKATION GMBH. THIS IS FOR YOU TO ENSURE THAT THE PRINCIPLES OF QUALITY MANAGEMENT ARE FULLY IMPLEMENTED IN OUR QUALITY MA- NAGEMENT SYSTEM AND QUALITY CONTROL METHODS ALSO DO- MINATE OUR QUALITY STANDARDS. PETERMANN-TECHNIK GmbH 2014. The information contained herein is subject to change at any time without notice. PETERMANN-TECHNIK owns all rights, title and interest to the intellectual property related to PETERMANN-TECHNIK's products, including any software, firmware, copyright, patent, or trademark. The sale of PETERMANN-TECHNIK products does not convey or imply any license under patent or other rights. PETERMANN- TECHNIK retains the copyright and trademark rights in all documents, catalogs and plans supplied pursuant to or ancillary to the sale of products or services by PETERMANN-TECHNIK. Unless otherwise agreed to in writing by PETERMANN-TECHNIK, any reproduction, modification, translation, compilation, or representation of this material shall be strictly prohibited. PAGE 8 OF 8 I SPEC 01 I REV.00 I OKTOBER 2014