MROD-X performance tests H. Boterenbrood, J. Vermeulen



Similar documents

The new frontier of the DATA acquisition using 1 and 10 Gb/s Ethernet links. Filippo Costa on behalf of the ALICE DAQ group

Using FPGAs to Design Gigabit Serial Backplanes. April 17, 2002

VME IF PHASE MODULATOR UNIT. mod

USB readout board for PEBS Performance test

8B/10B Coding 64B/66B Coding

CMS Level 1 Track Trigger

Chapter 6 Congestion Control and Resource Allocation

Pulsar Status Report

Application Note: Spread Spectrum Oscillators Reduce EMI for High Speed Digital Systems

PLAS: Analog memory ASIC Conceptual design & development status

Spike-Based Sensing and Processing: What are spikes good for? John G. Harris Electrical and Computer Engineering Dept

APSYN420A/B Specification GHz Low Phase Noise Synthesizer

Mbps PCI LAN Controller A Guide to Compatibility

DVT913 TV CHANNEL CONVERTER

Embest DSO2300 USB Oscilloscope

S2000 Spectrometer Data Sheet

USB 3.0 CDR Model White Paper Revision 0.5

DAC Digital To Analog Converter

Selecting the Optimum PCI Express Clock Source

Development of the electromagnetic calorimeter waveform digitizers for the Fermilab Muon g-2 experiment

Technical Information Manual

Agilent N4010A Wireless Connectivity Test Set

DDS. 16-bit Direct Digital Synthesizer / Periodic waveform generator Rev Key Design Features. Block Diagram. Generic Parameters.

Timing Errors and Jitter

Distributed Elastic Switch Architecture for efficient Networks-on-FPGAs

MoCA 1.1 Specification for Device RF Characteristics

I 2 S bus specification

15 Series - Electronic step relay and dimmer. Features SERIE

ECONseries Low Cost USB DAQ

Dispersion penalty test 1550 Serial

Febex Data Acquisition System

DEVELOPMENT OF DEVICES AND METHODS FOR PHASE AND AC LINEARITY MEASUREMENTS IN DIGITIZERS

What is LOG Storm and what is it useful for?

>

Description: Multiparameter System (4 or 8 channels)

Non-Data Aided Carrier Offset Compensation for SDR Implementation

A PC-BASED TIME INTERVAL COUNTER WITH 200 PS RESOLUTION

Protocolo IEEE Sergio Scaglia SASE Agosto 2012

Agilent E5100A Network Analyzer

Below is a diagram explaining the data packet and the timing related to the mouse clock while receiving a byte from the PS-2 mouse:

Understanding the Effect of Uncorrelated Phase Noise on Multi-channel RF Vector Signal Generators and Analysers

PXI. GSM/EDGE Measurement Suite

Agilent Technologies 1670G Series (Option 004) Pattern Generator Specifications and Characteristics

Local Area Networks transmission system private speedy and secure kilometres shared transmission medium hardware & software

Xilinx 7 Series FPGA Power Benchmark Design Summary May 2015

Clock Jitter Definitions and Measurement Methods

Timer A (0 and 1) and PWM EE3376

MicroMag3 3-Axis Magnetic Sensor Module

CLOCK AND SYNCHRONIZATION IN SYSTEM 6000

css Custom Silicon Solutions, Inc.

EnOcean Radio Protocol 2. September 26, 2013 SPECIFICATION V1.0. Subject to modifications EnOcean Radio Protocol 2 V1.0 Page 1/19

DATENBLATT USB-DIO32HS USB-DIO32HS-OEM. HABEN SIE FRAGEN ODER WÜNSCHEN SIE EIN INDIVIDUELLES ANGEBOT? Unser Team berät Sie gerne persönlich.

DATA COMMUNICATIONS AND NETWORKING. Solved Examples

[Download Tech Notes TN-11, TN-18 and TN-25 for more information on D-TA s Record & Playback solution] SENSOR PROCESSING FOR DEMANDING APPLICATIONS 29

User s Guide DSO-2150 USB PC Based Digital Oscilloscope Operation Manual

Wireless Personal Area Networks (WPANs)

Application Level Congestion Control Enhancements in High BDP Networks. Anupama Sundaresan

Digital Systems Ribbon Cables I CMPE 650. Ribbon Cables A ribbon cable is any cable having multiple conductors bound together in a flat, wide strip.

Silicon Lab Bonn. Physikalisches Institut Universität Bonn. DEPFET Test System Test DESY

APPLICATION NOTE GaGe CompuScope based Lightning Monitoring System

Master/Slave Flip Flops

Lab #5: Design Example: Keypad Scanner and Encoder - Part 1 (120 pts)

CS263: Wireless Communications and Sensor Networks

The Model A032-ET of Riga Event Timers

DS1621 Digital Thermometer and Thermostat

Repeater Mil-Std-1553B Datasheet

Debouncing Switches. Mechanical switches are one of the most common interfaces to a uc.

Link-65 MHz, +3.3V LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-65 MHz

DS1621 Digital Thermometer and Thermostat

Best Practises for LabVIEW FPGA Design Flow. uk.ni.com ireland.ni.com

Interconnection Generation for System-on-Chip Design and Design Space Exploration

Open Flow Controller and Switch Datasheet

Raj Jain. The Ohio State University Columbus, OH These slides are available on-line at:

HD Radio FM Transmission System Specifications Rev. F August 24, 2011

AMC13 T1 Rev 2 Preliminary Design Review. E. Hazen Boston University E. Hazen - AMC13 T1 V2 1

Product Information D23m Digital I/O System

Use and Application of Output Limiting Amplifiers (HFA1115, HFA1130, HFA1135)

MATRIX TECHNICAL NOTES

AN Application Note: FCC Regulations for ISM Band Devices: MHz. FCC Regulations for ISM Band Devices: MHz

SIGNAL GENERATORS and OSCILLOSCOPE CALIBRATION

Computer Architecture

8-Port E3/DS3 ATM Line Card Overview

Revision of Lecture Eighteen

SyncLink GT2/GT4 Serial Adapter

High Speed Industrial Ethernet for Semiconductor Equipment

8-Bit Flash Microcontroller for Smart Cards. AT89SCXXXXA Summary. Features. Description. Complete datasheet available under NDA

Model 8710 x Home Communications Terminal

Data Receivers. Digital Data Receivers

DS1104 R&D Controller Board

CUDA Programming. Week 4. Shared memory and register

HF Receiver Testing. Issues & Advances. (also presented at APDXC 2014, Osaka, Japan, November 2014)

Web Site: Forums: forums.parallax.com Sales: Technical:

Transcription:

MRO-X performance tests H. Boterenbrood, J. Vermeulen ounter measures maximum trigger rate rigger vi out IM MRO RIN RG MRO MRO MRO Loopback fibers rigger vi: only used for random triggers Busy Busy and rigger via backplane IM: can generate fixed rate (non-random) trigger, OR of busy signals suppresses Internal or external trigger. rigger signals sent to MROs fire internal data generators. MRO PRR 2 Nov. 2005 / JV 1

ata flow into, inside and out of MRO-X MRO-In MRO-In MRO-In MRO-In MRO-In MRO-Out ROL MRO-In MRO-In MRO-In : 160 or 100 MByte/s : 160 MByte/s ROL: 160 or 200 MByte/s MRO PRR 2 Nov. 2005 / JV 2

MRO PRR 2 Nov. 2005 / JV 3 ata on the link 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 0 1 2 3 4 5 6 7 8 9 10 11 12 I L E I L E 17 I L E I L E S E P A R A O R S E P A R A O R est generator in MRO-X: inserts ever 32 cycles 2 idle cycles: effective bandwidth = 32 / 34 = 94.12% of nominal bandwidth, taking into account the separator word results in 94.12 * 18 / 19 = 89.16% With 40 ns per word the effective bandwidth is: 89.16 MByte/s With 25 ns per word the effective bandwidth is: 142.66 MByte/s SM: 2 idles after 19 words: effective bandwidth = 19 / 21 = 90.48% of nominal bandwidth, taking into account the separator word results in 94.12 * 18 / 19 = 85.71% With 40 ns per word the effective bandwidth is: 85.71 MByte/s With 25 ns per word the effective bandwidth is: 137.14 MByte/s

Results with test generator in MRO-X 18 s for each input limits rate to 89.1 MByte/s 1 input 2 inputs 3 inputs 4 inputs 6 inputs 8 inputs 2-8 inputs or 1 input with < 8 words / : maximum rate not determined by link MRO PRR 2 Nov. 2005 / JV 4

ata added to data MRO-In MRO-In MRO-In MRO-In MRO-In MRO-In MRO-In MRO-In MRO-In: strips separator words, MRO-Out adds one "magic" word (for MRO-1 compatibility) per event adds 4 additional words per event. via the link idles and two more words are sent per event, but as these links are not fully utilized these data never affect the maximum event rate. : 160 or 100 MByte/s :160 MByte/s ROL: 160 or 200 MByte/s MRO-Out, for each event: strips "magic" words adds 9 header and 4 trailer words adds BOB and EOB words adds BOF and EOF control words i.e. in total 17 words per event added, up to 8 words removed MRO PRR 2 Nov. 2005 / JV 5 ROL

Inverse rate for 1 and 2 inputs 18 s for each input 100 khz corresponds to 160.2 MByte/s = bandwidth ROL 2 inputs 1 input 1 input / 2 inputs FPGA MRO-In determines maximum rate 1 input corresponds to 89.29 MByte/s = bandwidth link NB: time per event = 1 / rate measured MRO PRR 2 Nov. 2005 / JV 6

1 input: data rate below maximum (89.1 MByte/s) for few words per 89 MByte / s IM trigger and Busy seem to interlock in linear part: f 2 words = 600 khz (max. freq. IM), f 3 words = 412 khz, f 5 words = 247 khz, i.e. f ~ 1 / of words (NB: 0.6 x 412 = 247) 5 words / 3 words / 2 words / Behavior for larger number of s determined by MRO-In FPGA MRO PRR 2 Nov. 2005 / JV 7

Inverse rate for single input for few words per Per additional extra: for 2 words per : 0.175 s, for 3 words per : 0.200 s, for 5 words per : 0.250 s. -> for each word: 0.025 s (FPGA clock of 40 MHz) -> + per 0.125 s, i.e. 5 clock cycles MRO PRR 2 Nov. 2005 / JV 8

Inverse rate for single input for few words per Plot of previous slide Per event: 0.625 s, i.e. 25 clock cycles -> 1 cycle per (active or inactive) 18 cycles -> transfer of "magic word" + additional words into the output FIFO 5 cycles -> overhead 2 cycles + 25 cycles MRO PRR 2 Nov. 2005 / JV 9

Inverse rate for 1 or 2 inputs for few words per 18 s for each input 2 inputs 100 khz 1 input 1 input 1 input / 2 inputs FPGA MRO-In determines maximum rate Plot of slide 6 ransfer of 1 additional word for 18 s -> 18 cycles, i.e. 0.45 s. For 18 s active: per 5 + 1 cycles 108 cycles per event 7 cycles + total:115 cycles, i.e. 2.875 s MRO PRR 2 Nov. 2005 / JV 10

With zero-suppression on: inverse rate for single input, 18 s active 3 time stamp words 1 time stamp word Per additional time stamp word 0.025 s, i.e. 1 clock cycle is needed Without time stamps ~3.775 s is needed, this comes from: 7 cycles overhead per event (2 + 5 for outputting data words) = 0.175 s 6 cycles per (1 + 5 per active partition) = 108 cycles = 2.700 s 2 cycles per for reading BO/EO words = 36 cycles = 0.900 s + 3.775 s MRO PRR 2 Nov. 2005 / JV 11

ROL bandwidth determines throughput in most cases 18 s for each input MRO-In FPGA determines throughput ROL determines throughput link determines throughput BOB and EOB control words not taken into account in bandwidth calculation MRO PRR 2 Nov. 2005 / JV 12

ROL bandwidth determines throughput for event rates < 100 khz 18 s for each input Rate limited by MRO-In FPGA 100 khz Rate limited by link Rate limited by ROL MRO PRR 2 Nov. 2005 / JV 13

Increment in inverse rate for > 2 inputs consistent with ROL speed 18 s for each input 8 inputs 6 inputs 4 inputs 3 inputs 2 inputs 3.6042 / (8 x 18) = 0.025 s 2.7005 / (6 x 18) = 0.025 s 1.7996 / (4 x 18) = 0.025 s 1.345 / (3 x 18) = 0.025 s 0.899 / (2 x 18) = 0.025 s As expected for ROL of 160 MByte/s (0.025 s per 32-bit word) MRO PRR 2 Nov. 2005 / JV 14

Offset in time per event as function of the numbers of inputs Per input: ~0.15 s for 4 words to be transferred via ROL -> + 2 cycles per active link Per event: ~0.875 s = 35 cycles for 17 words to be transferred = 17 cycles 18 cycles additional overhead: 2 per link -> 16 cycles + 2 per event MRO PRR 2 Nov. 2005 / JV 15

Rate limitation by MRO-In FPGA 18 s active limit due to clock of 40 MHz 50 MHz FPGA clock ( @ 200 Mbyte/s) 40 MHz FPGA clock limit due to clock of 25 MHz Bandwidth required @ 100 khz 12 words per, with > 1 input link throughput limited by bandwidth ROL @ 25 MHz, FPGA @ 40 MHz : limits throughput @ 100 khz @ 40 MHz, FPGA @ 40 MHz : FPGA limits throughput @ 100 khz MRO PRR 2 Nov. 2005 / JV @ 40 MHz, FPGA @ 50 MHz : limits throughput @ 100 khz 16

Rate limitation by MRO-Out FPGA / ROL for 40 and 50 MHz clock, 18 s for 6 or 8 inputs 3.1 4.0 2.3 8 inputs / 40 MHz 2.9 8 inputs / 50 MHz 6 inputs / 40 MHz 6 inputs / 50 MHz MRO-Out FPGA clock 40 -> 50 MHz: throughput increases by ~1.3 for 6 inputs (at 100 khz and for 6 * 18 s all outputting 3-4 words, note that 4 words correspond to header, time stamp for leading edge, time stamp for trailing edge and trailer) MRO PRR 2 Nov. 2005 / JV 17