Nano Architectures for Carbon Nanotube Circuits: Design, Analysis, and Experimental Attempts Extended Abstract



Similar documents
CS257 Introduction to Nanocomputing

Nanoscience Course Descriptions

An Open Architecture through Nanocomputing

Nanocomputer & Architecture

Kick-off meeting. Barcelona, 3-5 March

Rosaria Rinaldi. Dipartimento di Matematica e Fisica «E. De Giorgi» Università del Salento. Scuola Superiore ISUFI Università del Salento

Nanocomputing. Sujata saini Department of Computer Science and application, Govt. College for women, Rohtak ,

Usage of Carbon Nanotubes in Scanning Probe Microscopes as Probe. Keywords: Carbon Nanotube, Scanning Probe Microscope

Nanotechnology and Its Impact on Modern Computer

Computational Nanoscience of Soft Matter

Low-resolution Image Processing based on FPGA

Go/No-Go Decision: Pure, Undoped Single Walled Carbon Nanotubes for Vehicular Hydrogen Storage. October United States Department of Energy

ON SUITABILITY OF FPGA BASED EVOLVABLE HARDWARE SYSTEMS TO INTEGRATE RECONFIGURABLE CIRCUITS WITH HOST PROCESSING UNIT

1 st Edition Nanotechnology Measurement Handbook A Guide to Electrical Measurements for Nanoscience Applications

DNA NANOWIRES USING NANOPARTICLES ECG653 Project Report submitted by GOPI

New materials on horizon for advanced logic technology in mobile era

NANOCOMPUTING. Computational Physics for Nanoscience and Nanotechnology

Gates, Circuits, and Boolean Algebra

NANOCAP Nanotechnology Capacity Building NGOs

Springer SUPPLY CHAIN CONFIGURATION CONCEPTS, SOLUTIONS, AND APPLICATIONS. Cham Chandra University of Michigan - Dearborn Dearborn, Michigan, USA

M.Sc. in Nano Technology with specialisation in Nano Biotechnology

Introduction to Digital System Design

Development of Nanotechnology Concentration for an On-line BSEET Degree

The Nano Revolution and Its Effects on Micro/Nano Systems Education

Yaffs NAND Flash Failure Mitigation

PROGRAMMING LANGUAGES

Chapter 2 Logic Gates and Introduction to Computer Architecture

NANOSCALE SCIENCE AND ENGINEERING: MATERIALS, ELECTRONICS, PHOTONICS, BIOSENSORS AND BEYOND

Leakage Power Reduction Using Sleepy Stack Power Gating Technique

REMOTE CONTROL by DNA as a Bio-sensor -antenna.

imtech Curriculum Presentation

Diagnosis and Fault-Tolerant Control

Design of 2D waveguide networks for the study of fundamental properties of Quantum Graphs

Memory Systems. Static Random Access Memory (SRAM) Cell

CHEMICAL SCIENCES REQUIREMENTS [61-71 UNITS]

What is Nanophysics: Survey of Course Topics. Branislav K. Nikolić

Chapter 4: The Concept of Area

FPGA Design of Reconfigurable Binary Processor Using VLSI

A bachelor of science degree in electrical engineering with a cumulative undergraduate GPA of at least 3.0 on a 4.0 scale

Introduction. Chapter Scope of Electrical Engineering

Nano Technology for Computer Science: Scope and Opportunities

Unit 12 Practice Test

Here we introduced (1) basic circuit for logic and (2)recent nano-devices, and presented (3) some practical issues on nano-devices.

VCE Physics and VCE Systems Engineering: Table of electronic symbols

nanohub.org Toward On-Line Simulation for Materials and Nanodevices by Design

Master of Science in Materials Engineering

An Application of Analytic Geometry to Designing Machine Parts--and Dresses

Research in Nanotechnologies and Sensing

Field-Effect (FET) transistors

KEIVAN DAVAMI, PhD EDUCATION EXPERIENCE

CAD TOOLS FOR VLSI. FLOORPLANNING Page 1 FLOORPLANNING

A Resource for Free-standing Mathematics Qualifications

jeti: A Tool for Remote Tool Integration

Coupling Engineering Sciences and Life Sciences: An overview of LAAS Activities with a special focus on Nano-Oncology Projects

Chemical Synthesis. Overview. Chemical Synthesis of Nanocrystals. Self-Assembly of Nanocrystals. Example: Cu 146 Se 73 (PPh 3 ) 30

Core Curriculum to the Course:

Nanotechnology for Food Processing and Packaging

Ian Stewart on Minesweeper

Crystalline solids. A solid crystal consists of different atoms arranged in a periodic structure.

CURTAIL THE EXPENDITURE OF BIG DATA PROCESSING USING MIXED INTEGER NON-LINEAR PROGRAMMING

Latest Advances in Solar Cell Technology

TERMS AND CONDITIONS RESEARCH INITIATION FELLOWSHIPS (2 nd Call)

CARBON NANOTUBE NANOELECTROMECHANICAL SYSTEMS

Ladder and Functional Block Programming

Layout and Cross-section of an inverter. Lecture 5. Layout Design. Electric Handles Objects. Layout & Fabrication. A V i

EDC Lesson 12: Transistor and FET Characteristics EDCLesson12- ", Raj Kamal, 1

A RDT-Based Interconnection Network for Scalable Network-on-Chip Designs

DEVELOPMENT OF ON-LINE NANOTECHNOLOGY AND ELECTRICAL POWER SYSTEMS COURSES: A CASE STUDY

Guidelines on the Meaning of Research and Development for Tax Purposes

Fault Modeling. Why model faults? Some real defects in VLSI and PCB Common fault models Stuck-at faults. Transistor faults Summary

ISSN: ISO 9001:2008 Certified International Journal of Engineering Science and Innovative Technology (IJESIT) Volume 2, Issue 3, May 2013

Verification Experiment on Cooling and Deformation Effects of Automatically Designed Cooling Channels for Block Laminated Molds

Efficient Interconnect Design with Novel Repeater Insertion for Low Power Applications

Switched Interconnect for System-on-a-Chip Designs

BSEE Degree Plan Bachelor of Science in Electrical Engineering:

A QTI editor integrated into the netuniversité web portal using IMS LD

Overview. Essential Questions. Grade 8 Mathematics, Quarter 4, Unit 4.3 Finding Volume of Cones, Cylinders, and Spheres

... Figure 2: Proposed Service Invocation Mechanism. AS Service invocation 2 SC invocation 2. Session/Call Control Function

ISO 9000 Introduction and Support Package: Guidance on the Concept and Use of the Process Approach for management systems

Introduction to VLSI Fabrication Technologies. Emanuele Baravelli

NANOTECHNOLOGY BACKGROUND

FAULT TOLERANCE FOR MULTIPROCESSOR SYSTEMS VIA TIME REDUNDANT TASK SCHEDULING

Transcription:

Nano Architectures for Carbon Nanotube Circuits: Design, Analysis, and Experimental Attempts Extended Abstract Eugen Czeizler, Tuomo Lempiäinen, Pekka Orponen Department of Information and Computer Science, Aalto University Recent years have witnessed a burst of experimental activity concerning algorithmic self-assembly of nanostructures, motivated at least in part by the potential of this approach as a radically new manufacturing technology. Our specific interest is in the self-assembly of Carbon-Nanotube Field Effect Transistor (CNFET) circuits. Our research is focused on developing a new theoretical foundation for the design and analysis of CNFET circuits, as well as the derived algorithmic self-assembly problems which follow from making such systems experimentally achievable. Our approach is based on four inter-related research directions, each covering a different aspect of this ambitious goal. A design framework for CNFET circuits We propose a novel high-level design framework for self-assembling CNFET circuits. According to this methodology, the elements of the circuits, i.e., CNFETs and the connecting carbon nanotube wires, are affixed on different rectangular nano-scaffolds and selfassemble into the desired circuit. The underlying scaffold structures are all constructed from folded DNA molecules using the DNA origami method introduced by Rothemund [12]. In our work we were able to generate a universal set of 14 functionalised DNA origami tiles from which, with a proper selection of glues on the tiles, any desired CNFET circuit can be self-assembled. Experimental fabrication and assembly of DNA origami tiles Together with our colleagues from the Dept. of Applied Physics, Aalto University, we are working towards an actual experimental implementation of our design methodology. We have generated algorithmic designs for DNA tiles, capable of further self-assembly, in a highly controlled manner, into large fully addressable scaffolds, see Figure 1. Computational modeling of the ktam We propose a new framework for the computational modelling of the kinetic Tile Assembly Model (ktam), based 1

Figure 1: AFM images of DNA-origami tiles assembled on a horizontal ribbon pattern on agent- and rule-based modelling representations. This tile-based mathematical abstraction is the de-facto modelling framework for many of the current DNA based self-assembly applications. Moreover, this model is also the most appropriate abstraction for the self-assembly of our CNFET circuit components. So far, only computational approximations of the ktam have been possible, using a customized implementation of the Stochastic Simulation Algorithm (SSA). In our research we use agent- and rule-based modeling methodology in order to perform correct and complete computational simulations for the ktam. The Patterned self-assembly Tile set Synthesis (PATS) problem Within the ktam framework, we tackle the problem of finding an optimal number of glues (and tiles) which would derive the self assembly of any given pattern. Moreover, using numerical formulas derived from the ktam model, we undertake the problem of finding the most reliable tile designs, which would ensure the self-assembly of the desired pattern with the highest possible probability. In the following we concentrate on the first of the above research directions. A Design Framework for Carbon Nanotube Circuits Affixed on DNA Origami Tiles SWNT and DNA as elementary nanomaterials Single-wall carbon nanotubes (SWNTs) can be fabricated either metallic (m) or semiconducting (s). A cross-junction between an m- and s-type SNWTs generates a structure with field effect transistor (FET) behavior [9], [3]. In this way, both p-type and n-type FETs are realizable (a p-type FET is ON when input is 0, while an n-type FET is ON when input is 1 ).

One of the presently most reliable self-assembling, programmable nanostructure architectures is DNA origami [12]. Several authors have announced the formation of DNA origami tiles, capable of further assembly into larger, fully addressable, 1D and 2D scaffolds [4, 7, 10, 1]. Such scaffolds make possible the construction of highly complex structures on top of them [8], prospectively including nanocircuits. Moreover, the CNFET structures described above can also be affixed on top of these DNA origami [5], [11]. CNFET circuits have been previously introduced on top of addressable DNA lattices [3]. While such large lattices (2 5 µm) are experimentally achievable, the uniformity of their structure as well as the fact that the entire circuit must assemble simultaneously, makes the functionalisation of the lattice difficult. In the present work, we propose a generic framework for the design of CNFET circuits comprising a universal set of 14 functionalised DNA origami tiles shown in Figure 2. The marks on the tiles indicate the arrangements of the CN s affixed on the respective DNA origami; with a proper selection of glues on the tiles, any desired CNFET circuit can be self-assembled from this basis. Figure 2: The 14 tile types and the blank tile, out of which any CNFET circuit can be assembled: a) p-type and n-type CNFETs, b) straight CNWs, c) corner CNWs, d)-e) 3- and 4-way CNW junctions, f) crossing but non-interacting CNWs, g) blank tile (used for analyzing fault tolerant architectures).. One advantage of this approach is that it decouples the self-assembly aspects of the manufacturing process from the transistor circuit design. It also supports efficient high-level analysis of the purported circuits, both by computer simulations and by analytical means. For instance, all assembly errors can at this level be treated as tiling errors, leading to a transparent design discipline for fault-tolerant architectures. In order to design a particular nanocircuit, one first prepares the transistor circuit design using the 14 basis tiles indicated. Then, an optimal number of glues for these tiles is computed, see e.g. [6, 2], and finally, appropriate sticky ends are designed for the DNA origami tiles. In Figure 3 we present the designs for a CMOS inverter and NAND gate. The inverter constitutes a 3 2 = 6 tile assembly and the NAND gate correspondingly a 4 4 = 16 tile assembly. To illustrate how our approach supports the design of fault-tolerant circuit architectures, let us assume that the CN acting as gate in a CNFET does not attach to the DNA origami. Then this tile will act as a vertical CNW tile. Similarly, if one metal nanoparticle is not attached to a 3-way junction CNW

Figure 3: a) The design out of DNA origami tiles of a) a CMOS inverter, and b) a CMOS NAND gate. tile, depending on its position, we will obtain either a corner CNW tile, or a straight CNW tile. In the worst case, if the functionalisation of a tile is highly altered, the tile can be considered blank. Based on the Quadded Transistor (QT) model [13], we have prepared several fault tolerant circuit designs. For instance, Figure 4 presents tiling designs for a QT transistor structure and a fault-tolerant CNFET CMOS inverter based on this. In both designs, if any one tile is replaced, the output of the entire device is still preserved. In a similar way, fault-tolerant designs for more complicated devices such as CMOS NAND and NOR gates can be achieved. Figure 4: a) Implementation of the QT structure. b) A fault tolerant inverter; even if several tiles have errors, the gate is still giving the correct output.

References [1] E. Czeizler, A.-P. Eskelinen, T. Lempiäinen, P. Orponen, P. Törmä. Algorithmic assembly of DNA origami tiles. (in preparation) [2] E. Czeizler, T. Lempiäinen, and P. Orponen Synthesizing Small and Reliable Tile Sets for Patterned DNA Self-Assembly (manuscript) [3] C. Dwyer et al. Design tools for a DNA-guided self-assembling carbon nanotube technology. Nanotechnology 15 (2004). [4] M. Endo, et al. Programmed-assembly system using DNA jigsaw pieces. Chemistry - A European Journal 16 (2010). [5] Eskelinen A.-P., et al. Assembly of Single-Walled Carbon Nanotubes on DNA Origami Templates through Streptavidin-Biotin Interaction. Small 7 (2011). [6] M. Göös, P. Orponen Synthesizing minimal tile sets for patterned DNA self-assembly. Proc. DNA16 (2010). Springer LNCS, to appear. [7] K. N. Kim et al. DNA origami as self-assembling circuit boards. Springer LNCS 6079 (2010). [8] A. Kuzyk et al. DNA origami as a nanoscale template for protein assembly. Nanotechnology 20 (2009). [9] Lee D.S., et al. Fabrication of crossed junctions of semiconducting and metallic carbon nanotubes: a CNT-gated CNT-FET. J. Nanosci. Nanotechnol. 6(5) (2006). [10] W. Liu, et al. Crystalline two-dimensional DNA-origami arrays. Angewandte Chemie International Edition, doi:10.1002/anie.201005911 (2010). [11] Maune T.H., et al. Self-assembly of carbon nanotubes into twodimensional geometries using DNA origami templates. J. Nanosci. Nanotechnol. 6(5) (2006). [12] P. Rothemund. Folding DNA to create nanoscale shapes and patterns. Nature 440 (2006). [13] J. J. Suran Use of circuit redundancy to increase system reliability. Int. Solid-State Circuits Conf. (1964).