SEMICONDUCTOR TECHNICAL DATA



Similar documents
MC14001B Series. B Suffix Series CMOS Gates MC14001B, MC14011B, MC14023B, MC14025B, MC14071B, MC14073B, MC14081B, MC14082B

MC14008B. 4-Bit Full Adder

MC33064DM 5 UNDERVOLTAGE SENSING CIRCUIT

ULN2803A ULN2804A OCTAL PERIPHERAL DRIVER ARRAYS

LOW POWER NARROWBAND FM IF

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION

(250 Volts Peak) SEMICONDUCTOR TECHNICAL DATA

SEMICONDUCTOR TECHNICAL DATA

MC14175B/D. Quad Type D Flip-Flop

(600 Volts Peak) SEMICONDUCTOR TECHNICAL DATA

SEMICONDUCTOR TECHNICAL DATA

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION PLASTIC N SUFFIX CASE 648 SOIC D SUFFIX CASE 751B

(250 Volts Peak) SEMICONDUCTOR TECHNICAL DATA

LOW POWER FM TRANSMITTER SYSTEM

DUAL/QUAD LOW NOISE OPERATIONAL AMPLIFIERS

SN54/74LS682 SN54/74LS684 8-BIT MAGNITUDE COMPARATORS SN54/74LS688 8-BIT MAGNITUDE COMPARATORS FAST AND LS TTL DATA 5-603

NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

MC10SX1190. Fibre Channel Coaxial Cable Driver and Loop Resiliency Circuit

MC14500B SEMICONDUCTOR TECHNICAL DATA

2N6056. NPN Darlington Silicon Power Transistor DARLINGTON 8 AMPERE SILICON POWER TRANSISTOR 80 VOLTS, 100 WATTS

2N5460, 2N5461, 2N5462. JFET Amplifier. P Channel Depletion. Pb Free Packages are Available* Features. MAXIMUM RATINGS

NTMS4920NR2G. Power MOSFET 30 V, 17 A, N Channel, SO 8 Features

NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

P D Operating Junction Temperature T J 200 C Storage Temperature Range T stg 65 to +150 C

Vdc. Vdc. Adc. W W/ C T J, T stg 65 to C

MM54C150 MM74C Line to 1-Line Multiplexer

2N6387, 2N6388. Plastic Medium-Power Silicon Transistors DARLINGTON NPN SILICON POWER TRANSISTORS 8 AND 10 AMPERES 65 WATTS, VOLTS

NUD4011. Low Current LED Driver

SN54/74LS240 SN54/74LS241 SN54/74LS244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS OCTAL BUFFER/ LINE DRIVER WITH 3-STATE OUTPUTS

PD Storage Temperature Range Tstg 65 to +150 C Junction Temperature TJ 200 C

CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate

SEMICONDUCTOR TECHNICAL DATA

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

LC03-6R2G. Low Capacitance Surface Mount TVS for High-Speed Data Interfaces. SO-8 LOW CAPACITANCE VOLTAGE SUPPRESSOR 2 kw PEAK POWER 6 VOLTS

NUD4001, NSVD4001. High Current LED Driver

MC34063A, MC33063A, NCV33063A. 1.5 A, Step Up/Down/ Inverting Switching Regulators

CD4027BMS. CMOS Dual J-K Master-Slave Flip-Flop. Pinout. Features. Functional Diagram. Applications. Description. December 1992

MECL PLL COMPONENTS 64/65, 128/129 DUAL MODULUS PRESCALER

Bipolar Linear/I 2 L TELEPHONE TONE RINGER BIPOLAR LINEAR/I2L

NUP4106. Low Capacitance Surface Mount TVS for High-Speed Data Interfaces SO 8 LOW CAPACITANCE VOLTAGE SUPPRESSOR 500 WATTS PEAK POWER 3.

. HIGH SPEED .LOW POWER DISSIPATION .COMPATIBLE WITH TTL OUTPUTS M54HCT27 M74HCT27 TRIPLE 3-INPUT NOR GATE. tpd = 9 ns (TYP.

2N3906. General Purpose Transistors. PNP Silicon. Pb Free Packages are Available* Features MAXIMUM RATINGS

Freescale Semiconductor. Integrated Silicon Pressure Sensor. On-Chip Signal Conditioned, Temperature Compensated and Calibrated MPX4080D.

MC74AC138, MC74ACT of-8 Decoder/Demultiplexer

2N3903, 2N3904. General Purpose Transistors. NPN Silicon. Pb Free Packages are Available* Features. MAXIMUM RATINGS

MMBF4391LT1G, SMMBF4391LT1G, MMBF4392LT1G, MMBF4393LT1G. JFET Switching Transistors. N Channel

CS3341, CS3351, CS387. Alternator Voltage Regulator Darlington Driver

SEMICONDUCTOR TECHNICAL DATA

TIP140, TIP141, TIP142, (NPN); TIP145, TIP146, TIP147, (PNP) Darlington Complementary Silicon Power Transistors

MARKING DIAGRAMS LOGIC DIAGRAM PDIP 16 P SUFFIX CASE 648 DIP PIN ASSIGNMENT ORDERING INFORMATION CDIP 16 L SUFFIX CASE 620

CD4013BC Dual D-Type Flip-Flop

MC14543B. MARKING DIAGRAMS ORDERING INFORMATION. MAXIMUM RATINGS (Voltages Referenced to V SS ) (Note 2.) PDIP 16 P SUFFIX CASE 648

MM74HC14 Hex Inverting Schmitt Trigger

TIP41, TIP41A, TIP41B, TIP41C (NPN); TIP42, TIP42A, TIP42B, TIP42C (PNP) Complementary Silicon Plastic Power Transistors

MC74HC132A. Quad 2-Input NAND Gate with Schmitt-Trigger Inputs. High Performance Silicon Gate CMOS

BC327, BC327-16, BC327-25, BC Amplifier Transistors. PNP Silicon. These are Pb Free Devices* Features MAXIMUM RATINGS

CD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop

2N3903, 2N3904. General Purpose Transistors. NPN Silicon. Features Pb Free Package May be Available. The G Suffix Denotes a Pb Free Lead Finish

Handling Freescale Pressure Sensors

LM A, Adjustable Output, Positive Voltage Regulator THREE TERMINAL ADJUSTABLE POSITIVE VOLTAGE REGULATOR

SEMICONDUCTOR TECHNICAL DATA

2N4401. General Purpose Transistors. NPN Silicon. Pb Free Packages are Available* Features MAXIMUM RATINGS THERMAL CHARACTERISTICS

CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

CD4043BC CD4044BC Quad 3-STATE NOR R/S Latches Quad 3-STATE NAND R/S Latches

MADR TR. Single Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. V1. Functional Schematic. Features.

SEMICONDUCTOR APPLICATION NOTE

MM74HC174 Hex D-Type Flip-Flops with Clear

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset

CD4093BM CD4093BC Quad 2-Input NAND Schmitt Trigger

SN54HC157, SN74HC157 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

MBR2045CT SCHOTTKY BARRIER RECTIFIER 20 AMPERES 45 VOLTS

2N2222A. Small Signal Switching Transistor. NPN Silicon. MIL PRF 19500/255 Qualified Available as JAN, JANTX, and JANTXV.

OLF500: High CMR, High-Speed Logic Gate Hermetic Surface Mount Optocoupler

ESD Line Ultra-Large Bandwidth ESD Protection

AND8132/D. Performance Improvements to the NCP1012 Evaluation Board APPLICATION NOTE

LB1836M. Specifications. Monolithic Digital IC Low-Saturation Bidirectional Motor Driver for Low-Voltage Drive. Absolute Maximum Ratings at Ta = 25 C

CD4027BM CD4027BC Dual J-K Master Slave Flip-Flop with Set and Reset

MADR TR. Quad Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. 4. Functional Schematic. Features.

.LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M74HC154 4 TO 16 LINE DECODER/DEMULTIPLEXER. HIGH SPEED tpd = 15 ns (TYP.) at VCC =5V

NE592 Video Amplifier

ESD9X3.3ST5G Series, SZESD9X3.3ST5G Series. Transient Voltage Suppressors Micro Packaged Diodes for ESD Protection

INTEGRATED CIRCUITS. 74LVC08A Quad 2-input AND gate. Product specification IC24 Data Handbook Jun 30

MJD112 (NPN), MJD117 (PNP) Complementary Darlington Power Transistors. DPAK For Surface Mount Applications

CM2009. VGA Port Companion Circuit

CAT4101TV. 1 A Constant-Current LED Driver with PWM Dimming

SCHOTTKY BARRIER RECTIFIERS 1.0 AMPERE 20, 30 and 40 VOLTS

MMBZ52xxBLT1G Series, SZMMBZ52xxBLT3G. Zener Voltage Regulators. 225 mw SOT 23 Surface Mount

54157 DM54157 DM74157 Quad 2-Line to 1-Line Data Selectors Multiplexers

MM74HC4538 Dual Retriggerable Monostable Multivibrator

2N4921G, 2N4922G, 2N4923G. Medium-Power Plastic NPN Silicon Transistors 1.0 AMPERE GENERAL PURPOSE POWER TRANSISTORS VOLTS, 30 WATTS

LC898300XA. Functions Automatic adjustment to the individual resonance frequency Automatic brake function Initial drive frequency adjustment function

MADR TR. Quad Driver for GaAs FET or PIN Diode Switches and Attenuators. Functional Schematic. Features. Description. Pin Configuration 2

Freescale Semiconductor, I

SN28838 PAL-COLOR SUBCARRIER GENERATOR

P2N2222ARL1G. Amplifier Transistors. NPN Silicon. These are Pb Free Devices* Features.

MPS2222, MPS2222A. NPN Silicon. Pb Free Packages are Available* Features MAXIMUM RATINGS MARKING DIAGRAMS THERMAL CHARACTERISTICS

CS V/250 ma, 5.0 V/100 ma Micropower Low Dropout Regulator with ENABLE

HEF4011B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Quad 2-input NAND gate

NUP2105L, SZNUP2105L. Dual Line CAN Bus Protector SOT 23 DUAL BIDIRECTIONAL VOLTAGE SUPPRESSOR 350 W PEAK POWER

Transcription:

SEMICONDUCTOR TECHNICAL DATA The B Series logic gates are constructed with P and N channel enhancement mode devices in a single monolithic structure (Complementary MOS). Their primary use is where low power dissipation and/or high noise immunity is desired. Supply Voltage Range =. Vdc to Vdc All Outputs Buffered Capable of Driving Two Low power TTL Loads or One Low power Schottky TTL Load Over the Rated Temperature Range. Double Diode Protection on All Inputs Except: Triple Diode Protection on MCB and MCB Pin for Pin Replacements for Corresponding CD Series B Suffix Devices (Exceptions: MCB and MCB) L SUFFIX CERAMIC CASE P SUFFIX PLASTIC CASE ORDERING INFORMATION D SUFFIX SOIC CASE A MCXXXBCP Plastic MCXXXBCL Ceramic MCXXXBD SOIC TA = to C for all packages. MAXIMUM RATINGS (Voltages Referenced to ) Symbol Parameter Value Unit Î ÎÎ DC Supply Voltage. to +. Î ÎÎ V Vin, Vout Input or Output Voltage (DC or Transient). to +. Î ÎÎ V lin, lout Input or Output Current (DC or Transient), ± ma Î ÎÎ Î per Pin PD ÎÎ Power Dissipation, per Package Î mw Tstg ÎÎ Storage Temperature to + Î C TL ÎÎ Lead Temperature ( Second Soldering) C Maximum Ratings are those values beyond which damage to the device may occur. Temperature Derating: Plastic P and D/DW Packages:. mw/ C From C To C Ceramic L Packages: mw/ C From C To C This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range (Vin or Vout). Unused inputs must always be tied to an appropriate logic voltage level (e.g., either or ). Unused outputs must be left open. REV / MOTOROLA Motorola, Inc. CMOS LOGIC DATA MCB

LOGIC DIAGRAMS NOR NAND OR AND MCB Quad Input NOR Gate MCB Quad Input NAND Gate MCB Quad Input OR Gate MCB Quad Input AND Gate INPUT MCB Triple Input NOR Gate MCB Triple Input NAND Gate MCB Triple Input OR Gate MCB Triple Input AND Gate INPUT MCB Dual Input NOR Gate MCB Dual Input NAND Gate MCB Dual Input OR Gate MCB Dual Input AND Gate INPUT =, =, =, =, INPUT MCB Input NOR Gate MCB Input NAND Gate =, =, = PIN = PIN FOR ALL DEVICES MCB

PIN ASSIGNMENTS MCB Quad Input NOR Gate MCB Dual Input NOR Gate MCB Quad Input NAND Gate MCB Dual Input NAND Gate IN A IN A IN A IN D IN A IN A IN D IN A IN D IN A IN B IN D IN A IN B OUTD IN A IN B OUTD IN A IN B IN B IN A IN B IN B IN A IN B IN B IN C IN B IN B IN C IN B IN C IN C MCB Triple Input NAND Gate MCB Triple Input NOR Gate MCB Input NAND Gate MCB Quad Input OR Gate IN A IN A IN A IN A IN C IN A IN C IN OUT IN A IN D IN B IN C IN B IN C IN IN IN D IN B IN C IN B IN C IN IN OUTD IN B IN B IN IN IN B IN IN B IN C IN A IN A IN C MCB Dual Input OR Gate MCB Triple Input AND Gate MCB Triple Input OR Gate MCB Input NOR Gate IN A IN A IN A IN A IN C IN A IN C IN OUT IN A IN B IN B IN C IN B IN C IN IN IN A IN B IN B IN C IN B IN C IN IN IN A IN B IN B IN B IN IN IN B IN IN A IN A MCB Quad Input AND Gate MCB Dual Input AND Gate IN A IN A IN D IN A IN D IN A IN B OUTD IN A IN B IN B IN A IN B IN B IN C IN B IN C = NO CONNECTION MCB

Î Î Î ELECTRICAL CHARACTERISTICS (Voltages Referenced to ) Î C C C Î Characteristic Î Symbol Vdc Î Min Max Min Typ # Max Min Max Unit Î Output Voltage Level Î VOL.. Î. Î. Vdc Î Vin = or Î Î. Î Î..... Level VOH..... Vdc Î Vin = or Î. Î. Î Î. Î Î Î. Î. Î. Î Input Voltage Level Î VIL Î Vdc (VO =. or. Vdc)..... Î (VO =. or. Vdc) Î Î. Î.. Î. Î Î (VO =. or. Vdc) Î. Î Î.. Î. Level Î VIH Vdc (VO =. or. Vdc)..... Î Î Î (VO =. or. Vdc). Î (VO =. or. Vdc).. Î.. ÎÎ Output Drive Current Î IOH madc Î (VOH =. Vdc) Source..... Î (VOH =. Vdc) Î Î.. Î (VOH =. Vdc) (VOH =. Vdc)... Î....... ÎÎ. Î Î Î Î Î (VOL =. Vdc) Sink IOL..... madc Î (VOL =. Vdc) Î. (VOL =. Vdc)....... Î Î Î Î Î Î Î Î Input Current Iin ±. ±. ±. ±. µadc Î Î Î Î Î Input Capacitance Cin (Vin = ).. Î Î pf Quiescent Current IDD..... µadc Î Î (Per Package)...... ÎÎ Î Total Supply Current Î IT. ÎÎ IT = (. µa/khz) f + IDD/N µadc Î (Dynamic plus Quiescent, IT = (. µa/khz) f + IDD/N Î Per Gate, CL = pf) IT = (. µa/khz) f + IDD/N #Data labelled Typ is not to be used for design purposes but is intended as an indication of the IC s potential performance. The formulas given are for the typical characteristics only at C. To calculate total supply current at loads other than pf: IT(CL) = IT( pf) + (CL ) Vfk where: IT is in µa (per package), CL in pf, V = ( ) in volts, f in khz is input frequency, and k =. x the number of exercised gates per package. MCB

Î B SERIES GATE SWITCHING TIMES Î Î SWITCHING CHARACTERISTICS (CL = pf, TA = C) Î Characteristic Symbol Vdc Min Typ # Max Unit ÎÎ Î Î Output Rise Time, All B Series Gates ttlh ns Î Î ÎÎ ttlh = (. ns/pf) CL + ns. Î Î Î Î Î ÎÎ Î ttlh = (. ns/pf) CL + ns ttlh = (. ns/pf) CL + ns Î Î ÎÎ Î Î Output Fall Time, All B Series Gates tthl ns Î tthl = (. ns/pf) CL + ns Î ÎÎ Î Î Î. Î Î ÎÎ Î tthl = (. ns/pf) CL + ns tthl = (. ns/pf) CL + ns Î Î ÎÎ Î Î Î Propagation Delay Time tplh, tphl ns MCB, MCB only Î ÎÎ Î tplh, tphl = (. ns/pf) CL + ns. Î Î Î Î tplh, tphl = (. ns/pf) CL + ns tplh, tphl = (. ns/pf) CL + ns ÎÎ ÎÎ Î Î Î Î Î Î Î All Other,, and Input Gates Î tplh, tphl = (. ns/pf) CL + ns. tplh, tphl = (. ns/pf) CL + ns ÎÎ Î Î Î ÎÎ Î tplh, tphl = (. ns/pf) CL + ns ÎÎ Î Î Input Gates (MCB, MCB) tplh, tphl = (. ns/pf) CL + ns. Î Î Î ÎÎ Î tplh, tphl = (. ns/pf) CL + ns tplh, tphl = (. ns/pf) CL + ns ÎÎ Î Î Î Î The formulas given are for the typical characteristics only at C. #Data labelled Typ is not to be used for design purposes but is intended as an indication of the IC s potential performance. PULSE GENERATOR INPUT CL OUTPUT All unused inputs of AND, NAND gates must be connected to. All unused inputs of OR, NOR gates must be connected to. INPUT OUTPUT INVERTING ns ns tphl OUTPUT NON INVERTING tthl tplh ttlh % % % tplh V % VOH % % VOL ttlh tphl % VOH % % VOL tthl Figure. Switching Time Test Circuit and Waveforms MCB

CIRCUIT SCHEMATIC NOR, OR GATES MCB, MCB One of Four Gates Shown,,,,,,,,, MCB, MCB One of Three Gates Shown Inverter omitted in MCB,,,, MCB, MCB One of Two Gates Shown,,,,,, Inverter omitted in MCB,,, Inverter omitted in MCB MCB Eight Input Gate MCB

CIRCUIT SCHEMATIC NAND, AND GATES MCB, MCB One of Four Gates Shown MCB, MCB One of Three Gates Shown,,,,,,,,, Inverter omitted in MCB,,,,,,,, MCB, MCB One of Two Gates Shown Inverter omitted in MCB MCB Eight Input Gate,,,,, Inverter omitted in MCB MCB

TYPICAL B SERIES GATE CHARACTERISTICS N CHANNEL DRAIN CURRENT (SINK) P CHANNEL DRAIN CURRENT (SOURCE)...... TA = C + C C + C + C....... TA = C + C C + C + C........... Figure. VGS =. Vdc Figure. VGS =. Vdc... TA = C C + C + C + C TA = C C + C + C + C.................... Figure. VGS = Vdc Figure. VGS = Vdc TA = C C + C + C + C TA = C C + C + C + C..... Figure. VGS = Vdc.... Figure. VGS = Vdc These typical curves are not guarantees, but are design aids. Caution: The maximum rating for output current is ma per pin. MCB

TYPICAL B SERIES GATE CHARACTERISTICS (cont d) VOLTAGE TRANSFER CHARACTERISTICS V out, OUTPUT VOLTAGE (Vdc)..... SINGLE INPUT NAND, AND MULTIPLE INPUT NOR, OR SINGLE INPUT NOR, OR MULTIPLE INPUT NAND, AND V out, OUTPUT VOLTAGE (Vdc).... SINGLE INPUT NAND, AND MULTIPLE INPUT NOR, OR SINGLE INPUT NOR, OR MULTIPLE INPUT NAND, AND......... Vin, INPUT VOLTAGE (Vdc) Vin, INPUT VOLTAGE (Vdc) Figure. =. Vdc Figure. = Vdc V out, OUTPUT VOLTAGE (Vdc).... SINGLE INPUT NAND, AND MULTIPLE INPUT NOR, OR SINGLE INPUT NOR, OR MULTIPLE INPUT NAND, AND DC NOISE MARGIN The DC noise margin is defined as the input voltage range from an ideal or input level which does not produce output state change(s). The typical and guaranteed limit values of the input values VIL and VIH for the output(s) to be at a fixed voltage VO are given in the Electrical Characteristics table. VIL and VIH are presented graphically in Figure. Guaranteed minimum noise margins for both the and levels =. V with a. V supply. V with a. V supply. V with a. V supply.... Vin, INPUT VOLTAGE (Vdc) Figure. = Vdc Vout Vout VO VO VO VO Vin Vin VIL VIH (a) Inverting Function VIL VIH = VOLTS DC (b) Non Inverting Function Figure. DC Noise Immunity MCB

OUTLINE DIMENSIONS A B C L SUFFIX CERAMIC DIP PACKAGE CASE ISSUE Y L NOTES:. DIMENSIONING AND TOLERAING PER ANSI Y.M,.. CONTROLLING DIMENSION: IH.. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.. DIMENSION F MAY NARROW TO. (.) WHERE THE LEAD ENTERS THE CERAMIC BODY. T SEATING PLANE F D PL G. (.) M T A N S K J PL M. (.) M T B S IHES MILLIMETERS DIM MIN MAX MIN MAX A.... B.... C.... D.... F.... G. BSC. BSC J.... K.... L. BSC. BSC M N.... B P SUFFIX PLASTIC DIP PACKAGE CASE ISSUE L NOTES:. LEADS WITHIN. (.) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION.. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.. DIMENSION B DOES NOT ILUDE MOLD FLASH.. ROUNDED CORNERS OPTIONAL. A F H G D N SEATING PLANE C K L M J IHES MILLIMETERS DIM MIN MAX MIN MAX A.... B.... C.... D.... F.... G. BSC. BSC H.... J.... K.... L. BSC. BSC M N.... MCB

OUTLINE DIMENSIONS A B P PL D SUFFIX PLASTIC SOIC PACKAGE CASE A ISSUE F. (.) M B M NOTES:. DIMENSIONING AND TOLERAING PER ANSI Y.M,.. CONTROLLING DIMENSION: MILLIMETER.. DIMENSIONS A AND B DO NOT ILUDE MOLD PROTRUSION.. MAXIMUM MOLD PROTRUSION. (.) PER SIDE.. DIMENSION D DOES NOT ILUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE. (.) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION. T SEATING PLANE G D PL K C. (.) M T B S A S R X M J F MILLIMETERS IHES DIM MIN MAX MIN MAX A.... B.... C.... D.... F.... G. BSC. BSC J.... K.... M P.... R.... Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Typical parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including Typicals must be validated for each customer application by customer s technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer. How to reach us: USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; JAPAN: Nippon Motorola Ltd.; Tatsumi SPD JLDC, F Seibu Butsuryu Center, P.O. Box ; Phoenix, Arizona. or Tatsumi Koto Ku, Tokyo, Japan. MFAX: RMFAX@email.sps.mot.com TOUCHTONE ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; B Tai Ping Industrial Park, INTERNET: http://design NET.com Ting Kok Road, Tai Po, N.T., Hong Kong. MCB/D