Sentinel-2 MMFU The first European Mass Memory System based on NAND-Flash Storage Technology

Similar documents
Overview of Radiation Test Activities on Memories at ESA

Advantages of e-mmc 4.4 based Embedded Memory Architectures

Disks and RAID. Profs. Bracy and Van Renesse. based on slides by Prof. Sirer

Algorithms and Methods for Distributed Storage Networks 3. Solid State Disks Christian Schindelhauer

ADVANCED PROCESSOR ARCHITECTURES AND MEMORY ORGANISATION Lesson-17: Memory organisation, and types of memory

DELL SOLID STATE DISK (SSD) DRIVES

A Storage Architecture for High Speed Signal Processing: Embedding RAID 0 on FPGA

NAND Flash FAQ. Eureka Technology. apn5_87. NAND Flash FAQ

Solid State Drive Architecture

Industrial Flash Storage Module

Data Distribution Algorithms for Reliable. Reliable Parallel Storage on Flash Memories

Chapter Introduction. Storage and Other I/O Topics. p. 570( 頁 585) Fig I/O devices can be characterized by. I/O bus connections

Solid State Drive Technology

760 Veterans Circle, Warminster, PA Technical Proposal. Submitted by: ACT/Technico 760 Veterans Circle Warminster, PA

The Technologies & Architectures. President, Demartek

Nasir Memon Polytechnic Institute of NYU

SLC vs MLC: Proper Flash Selection for SSDs in Industrial, Military and Avionic Applications. A TCS Space & Component Technology White Paper

Practical Guide to Endurance and Data Retention

NAND Flash Architecture and Specification Trends

Computer Systems Structure Main Memory Organization

Flash-optimized Data Progression

SLC vs. MLC: An Analysis of Flash Memory

How To Increase Areal Density For A Year

Computer Architecture

Semiconductor Device Technology for Implementing System Solutions: Memory Modules

Module 2. Embedded Processors and Memory. Version 2 EE IIT, Kharagpur 1

Communication Unit 560CMU05 Data sheet

Memory Basics. SRAM/DRAM Basics

Homework # 2. Solutions. 4.1 What are the differences among sequential access, direct access, and random access?

Vol.2. Industrial SD Memory. Program/Erase Endurance. Extended Temperature. Power Failure Robustness

With respect to the way of data access we can classify memories as:

2.0 Command and Data Handling Subsystem

Price/performance Modern Memory Hierarchy

NAND Flash Architecture and Specification Trends

1. Memory technology & Hierarchy

Computer Architecture

Chapter 13. PIC Family Microcontroller

September 25, Maya Gokhale Georgia Institute of Technology

SLC vs MLC: Which is best for high-reliability apps?

NAND Flash & Storage Media

Programming Matters. MLC NAND Reliability and Best Practices for Data Retention. Data I/O Corporation. Anthony Ambrose President & CEO

Booting from NAND Flash Memory

Technical Note. Micron NAND Flash Controller via Xilinx Spartan -3 FPGA. Overview. TN-29-06: NAND Flash Controller on Spartan-3 Overview

What Types of ECC Should Be Used on Flash Memory?

OBJECTIVE ANALYSIS WHITE PAPER MATCH FLASH. TO THE PROCESSOR Why Multithreading Requires Parallelized Flash ATCHING

Flash 101. Violin Memory Switzerland. Violin Memory Inc. Proprietary 1

High-Performance SSD-Based RAID Storage. Madhukar Gunjan Chakhaiyar Product Test Architect

Comparison of NAND Flash Technologies Used in Solid- State Storage

A First-MOVE in satellite development at the TUM

Solid State Technology What s New?

GE Intelligent Platforms. PACSystems High Availability Solutions

OCZ s NVMe SSDs provide Lower Latency and Faster, more Consistent Performance

Low-Power Error Correction for Mobile Storage

MSITel provides real time telemetry up to 4.8 kbps (2xIridium modem) for balloons/experiments

Flash & DRAM Si Scaling Challenges, Emerging Non-Volatile Memory Technology Enablement - Implications to Enterprise Storage and Server Compute systems

90nm e-page Flash for Machine to Machine Applications

Handout 17. by Dr Sheikh Sharif Iqbal. Memory Unit and Read Only Memories

Use of Reprogrammable FPGA on EUCLID mission

How it can benefit your enterprise. Dejan Kocic Netapp

White Paper Utilizing Leveling Techniques in DDR3 SDRAM Memory Interfaces

Configuring Memory on the HP Business Desktop dx5150

W25Q80, W25Q16, W25Q32 8M-BIT, 16M-BIT AND 32M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI

Eureka Technology. Understanding SD, SDIO and MMC Interface. by Eureka Technology Inc. May 26th, Copyright (C) All Rights Reserved

Spacecraft Power Systems

enabling Ultra-High Bandwidth Scalable SSDs with HLnand

Storage Class Memory and the data center of the future

Scaling from Datacenter to Client

Technical Note DDR2 Offers New Features and Functionality

Large-Capacity Flash Memories and Their Application to Flash Cards

Spacecraft Computer Systems. Colonel John E. Keesee

SOCWIRE: A SPACEWIRE INSPIRED FAULT TOLERANT NETWORK-ON-CHIP FOR RECONFIGURABLE SYSTEM-ON-CHIP DESIGNS

Technical Note. NOR Flash Cycling Endurance and Data Retention. Introduction. TN-12-30: NOR Flash Cycling Endurance and Data Retention.

Two Flash Technologies Compared: NOR vs NAND

1 Gbit, 2 Gbit, 4 Gbit, 3 V SLC NAND Flash For Embedded

R&S FSVA/FSV Signal and Spectrum Analyzer Instrument Security Procedures

Samsung 3bit 3D V-NAND technology

Chapter 5 :: Memory and Logic Arrays

Enterprise Flash Drive

Indexing on Solid State Drives based on Flash Memory

All Programmable Logic. Hans-Joachim Gelke Institute of Embedded Systems. Zürcher Fachhochschule

Meeting the Demands of Robotic Space Applications with CompactPCI

Programming NAND devices

MdM NG SEMM512. State of development

Logical Operations. Control Unit. Contents. Arithmetic Operations. Objectives. The Central Processing Unit: Arithmetic / Logic Unit.

Nonlinear Multi-Error Correction Codes for Reliable NAND Flash Memories

1 / 25. CS 137: File Systems. Persistent Solid-State Storage

User s Manual HOW TO USE DDR SDRAM

Hello and welcome to this training module for the STM32L4 Liquid Crystal Display (LCD) controller. This controller can be used in a wide range of

Security & Chip Card ICs SLE 44R35S / Mifare

X 4 CONFIDENTIAL X 4 OTHER PROGRAMME: CUSTOMER: CONTRACT NO.: WPD NO.: DRD NO.: CONTRACTUAL DOC.:

Managing the evolution of Flash : beyond memory to storage

The Evolving NAND Flash Business Model for SSD. Steffen Hellmold VP BD, SandForce

White Paper. Avoiding premature failure of NAND Flash memory. Inhalt

How To Write To An Eeprom Memory On A Flash Memory On An Iphone Or Ipro Memory On Microsoft Flash Memory (Eeprom) On A Microsoft Microsoft Powerbook (Ai) 2.2.2

Selecting the Optimum PCI Express Clock Source

(Refer Slide Time: 2:10)

FLASH TECHNOLOGY DRAM/EPROM. Flash Year Source: Intel/ICE, "Memory 1996"

Enhancing High-Speed Telecommunications Networks with FEC

Understanding endurance and performance characteristics of HP solid state drives

Yaffs NAND Flash Failure Mitigation

Transcription:

Sentinel- MMFU The first European Mass Memory System based on NAND-Flash Storage Technology M. Staehle, M. Cassel, U. Lonsdorfer - Astrium GmbH - Processing and Platform Products F. Gliem, D. Walter, T. Fichna - IDA TU Braunschweig ReSpace/MAPLD 011 August th -5 th Albuquerque, USA Presenter: Dr. M. Cassel - Astrium GmbH

Introduction For over 15 years the DRAM (Dynamic Random Access Memory) technology family represents the conventional semiconductor storage technology for mass memory systems in space applications. Now a strong competitor has arisen with the Single Level Cell (SLC) NAND-Flash memory technology, which have been introduced for space applications by Astrium. The first European application is the Sentinel- MMFU (Mass Memory and Formatting Unit). Sentinel- is the multispectral optical mission of the EU-ESA GMES programme, currently under development by Astrium in Friedrichshafen (Germany) scheduled for launch in 013. The required storage capacity of.4 Tbit motivated the selection of the NAND- Flash technology which was already secured by a lengthy period (004-009) of detailed testing, analysis and qualification by Astrium, IDA and ESTEC. Page

NAND-Flash Characteristics and Fundamental Work The main advantages of the NAND-Flash technology are i. the non-volatile data storage capability and ii. the substantially higher storage density. Their main disadvantages, at a first glance, are a) the lower write rate compared to SDR-SDRAM or DDR-SDRAM (Single or Double Data Rate Synchronous DRAM), b) the access to larger data portions (pages) of 4 Kbyte per device, c) the fact that data cannot be modified in place, and d) the wear out limitations of 10 5 write operations per page. Astrium and IDA have continuously worked for over seven years on the subject NAND-Flash Technology for Space. As a result of this extensive radiation testing performed by Astrium and IDA, the radiation effects on these memory devices are well known now and appropriate error handling mechanisms have been developed. For the Sentinel- mission, a complete qualification program of the NAND- Flash has been performed. Page 3

S MMFU Requirements and Implementations (1) Simplified S MMFU Architecture Page 4

S MMFU Requirements and Implementations () Parameter User Storage Capacity Count of Memory Modules Mass Max. Volume (L x H x W) Power (Record & Replay) Power (Data Retention) Input Data Rate Output Data Rate Life Time in Orbit Reliability Bit Error Rate (GCR) per Day Requirement.4 Tbit (EoL) - 9 kg 710 x 60 x 310 mm 3 130 W - 0.98 9 x 10-13 / day Astrium MMFU NAND-Flash SDR-SDRAM 6 Tbit (BoL).8 Tbit (BoL) 3 11 < 15 kg < 7 kg 345 x 40 x 30 mm 3 598 x 40 x 30 mm 3 < 54 W < 16 W < 9 W (0 W) < 108 W x 540 Mbit/s + HK x 80 Mbit/s up to 1.5 years 0.988 > 0.98 5.9 x 10-14 / day < 9 x 10-13 / day S MMFU Requirements and resulting Implementations Page 5

S MMFU Requirements and Implementations (3) Function MMFU with NAND-Flash MMFU with SDR-SDRAM Modules (Functions) Boards (Physical Assembly) Modules (Functions) Boards (Physical Assembly) Memory System Supervisor Payload Data Interface Controller 1 1 Memory Modules 3 3 11 11 Transfer Frame Generators 4 4 Power Converters Total No. of Boards 10 18 Number of Functions and Boards Page 6

Discussion of Requirements (1) Storage Capacity Astrium uses for all boards a standard format. Maximum number of memory and other EEE devices is limited by this form factor. Flash and SDRAM memory modules are identical in form, fit and function and can be mutually replaced. NAND-Flash device: TSOP1; 3 Gbit Tbit per module SDRAM device: Stack (3D Plus); 4 Gbit 56 Gbit per module The number of FMM modules (3) is determined by the total data rate and the operational concept. There are two memory modules operated in parallel. A third one is provided for redundancy. The number of SMM modules (11) is mainly determined by the required capacity. Also here two modules are operated in parallel and one SMM is included for reliability reasons. Storage Capacity (BoL): - Flash based MMFU: 6 Tbit - SDRAM based MMFU:.8 Tbit Page 7

Discussion of Requirements () Mass and Volume Mass is always a critical issue for space missions which can be reduced by using NAND-Flash technology. The much higher storage density of the NAND-Flash devices (factor of 8) leads to a massive reduction in the number of required memory modules. In case of the Sentinel- MMFU indeed 14 kg (about 50%) can be saved. Further positive aspects evolve with reduction of the number of modules: The system design from electrical and mechanical point of view is greatly relaxed. Also the complete system design on satellite level, in terms of mass, power, thermal and other aspects, can be positively influenced by applying NAND-Flash based memory systems. Page 8

Discussion of Requirements (3) Power The power consumption is reduced by more than 50%. This is mainly caused by the number of memory modules operated in parallel. Reasons are Flash: -There are only two active memory modules - No Scrubbing, no Refresh for data retention - Modules not in use can be switched off due to non-volatility SDRAM: - Up to ten memory modules are operated in parallel. - Scrubbing and Refresh necessary for data retention Page 9

Discussion of Requirements (4) Data Rates Device Characteristics Performance Data Max. Write Performance @ IO clock Max. Read Performance @ IO clock Erase Time SLC NAND-Flash < 40 Mbit/s @ 40 MHz on page level (4K x 8) < 50 Mbit/s @ 40 MHz on page level (4K x 8) ms on block level (56K x 8) SDR-SDRAM < 800 Mbit/s @ 100 MHz burst operation < 800 Mbit/s @ 100 MHz burst operation Not applicable Flash is slower due to erase time, programming time, lower working frequency. Lack in write performance can be mitigated by two measures. parallel operation of Flash devices interleaved access to several NAND-Flash devices (Interleaving uses the programming time of a NAND-Flash device to write in parallel to the next device) Page 10

Discussion of Requirements (5) Lifetime and Reliability NAND-Flash devices provide a limited endurance. This is caused by an inherent wear out mechanism of the Flash memory cells which limits the number of erase and write cycles to about 10 5 cycles. To mitigate the endurance limitation two measures can be applied: Wear leveling (Address management system which distributes the write accesses rather uniformly over the address space) Implementation of more storage capacity (easily possible due to the high storage density of Flash) A worst case analysis showed that for Sentinel- no measure is necessary. However wear leveling is implemented for several other reasons. It avoids the development of "hot" regions during on-ground testing. Maximum margin from endurance point of view can be achieved. The mission times can be exceeded far beyond planned duration. So the limited endurance is never a bottleneck for the lifetime of a mission. It allows statistics in conjunction with the erase count. NAND-Flash technology represents a rather new technology for space applications. Page 11

Discussion of Requirements (6) Radiation and Error Rates With respect to TID sensitivity SDRAM and NAND-Flash devices behave quite similar (50 100 Krad). Single Event Effects (SEE): MCE: Memory Cell Errors may occur all the time (SEU) SEFI: Controller Errors may occur, if device is powered SEL: Very unlikely, but has to be considered Probability of occurrence depends on operation. Non-volatility of NAND-Flash devices offers specific advantages. Flash can be switched off; hence SEFI rate can be reduced. SEFI and SEL errors can be removed with Flash without loss of data by reset and / or power cycling. NAND-Flash devices provide an improved data immunity in case of SEFI and SEL occurrences. This is especially true for missions with short data transmission periods and comparatively long storage periods. Page 1

Conclusion The MMFU based on NAND-Flash shows clear advantages in comparison to SDRAM based systems and fits well to the high storage capacity and moderate data rates of the Sentinel- mission. The very high storage density of the NAND-Flash devices leads to a reduced number of memory modules with advantages in terms of power consumption, mass and volume. Non-volatility improves reliability and eases system design from mechanical and electrical points of view. The typical disadvantages of NAND-Flash are mitigated or even completely handled by an adequate system design and therefore are of no consequence for this mission profile. The radiation behavior of NAND-Flash devices provides advantages due to their inherent non-volatility which can be used to remove SEFI effects without data loss. A mass memory system using the NAND-Flash technology provides attractive features which have to be considered for current and next future satellite missions. Page 13