What is New in IPC-7351C. by Tom Hausherr CEO & Founder of PCB Libraries, Inc.
|
|
|
- Winifred Hicks
- 8 years ago
- Views:
Transcription
1 by Tom Hausherr CEO & Founder of PCB Libraries, Inc.
2 Through-Hole Technology
3 3-Tier IMD (Inserted Mount Device) The original IPC-7251 Concept for 3-Tier Pad Stack Joint Characteristics Maximum (Most) Density Level A Median (Nominal) Density Level B Minimum (Least) Density Level C Hole Diameter Factor (over max lead) Int. & Ext. Annular Ring Excess (added to hole dia.) Anti-pad Excess (added to hole dia.) Courtyard Excess from Component Body and/or Pads (which ever is greater) Courtyard Round-off factor Round up to the nearest even two place decimal, i.e., 1.00, 1.01, 1.02, 1.03 etc.
4 3-Tier Pad Stack Concept Proportional Pad Stack Small Hole Same Annular Ring Large Hole Proportional Annular Ring
5 No 3-Tier Library System IPC-7351C Proportional Pad Stacks
6 IPC-7351C Proportional Pad Stacks
7 Rounded Rectangle Pad Shape Most Component Manufacturer s Recommended Pad Shape is Rectangle IPC-SM-782 and IPC-7351B Recommended Pad Shape is Oblong IPC-7351C Rounded Rectangle Pad Land Width = Shortest Side Corner Radius = 25% Land Width 1 Mil (0.01 mm) Round-off Maximum Radius = 10 Mil (0.25 mm)
8 Surface Mount Component Lead Styles Ball Grid Array Bump Grid Array Land Grid Array Column Grid Array Pillar Grid Array Flat Lug Flat Side Convex Side Concave Side Corner Concave Inward L Flat Bottom Gull Wing Outward L J-Lead End Cap Under Body L No-Lead
9 Lead Styles and Rounded Rectangle Pads Under Body L End Cap Gull Wing PQFN D-Shape Corner Concave QFN D-Shape Sharp Corner pads are not good for RF design
10 Lead Styles Exempt from Rounded Rectangle Pads Under Body Terminal Leads where a Periphery Pad is required: Ball Grid Array Column Grid Array Land Grid Array Dual Flat No-lead Thermal Pads
11 Guidelines for Drafting Items Silkscreen Outline and Polarity Marking Assembly Outline and Polarity Marking Courtyard Outline Land Pattern Origin Marker Component Outline Terminal Lead Outline
12 Silkscreen Outline Guidelines 1. No silkscreen outline under the component body; these get covered up during assembly and don t provide any useful purpose (waste of good ink) 2. Silkscreen outlines visible after assembly process and provide a functional use as alignment marking for assembly registration accuracy 3. Silkscreen outlines should be inside placement courtyard 4. Silkscreen outlines should be mapped to the Maximum Component Body with one exception, the Silkscreen to Pad spacing rule overrides the Component Body Mapping 5. Silkscreen outlines should map the component body and not go around pads. Excess silkscreen outlines should be avoided to make room for ref des locations. Silkscreen outlines should perform a hatch outline along the component package body. 6. Pin 1 is identified by extending the silkscreen along Pin 1 length of pads when component leads extend outward. Bottom only terminals Pin 1 is identified by a missing line.
13 3-Tier Silkscreen Outlines The recommended guidelines for 3-Tier line widths and Silkscreen to Pad Gap are illustrated in the pictures below representing a SOT23-6 component package The Silkscreen to Pad Clearance is the same as the Line Width Least Density Level 0.10 mm Line Width Nominal Density Level 0.12 mm Line Width Most Density Level 0.15 mm Line Width
14 IPC-7351B Rectangular Courtyards The recommended courtyard outline line widths are 0.05 mm or 0.01 mm
15 IPC-7351C Contour Courtyard Outlines The recommended courtyard outline line widths are 0.05 mm or 0.01 mm
16 IPC-7351C Contour Courtyard Outlines
17 Silkscreen Outline Pkg. Body Hatching The Maximum Component Body tolerance is the starting place for mapping a silkscreen outline inside edge Silkscreen should only be applied to edges of the plastic component package or hatched (corner cropping) larger component packages like BGA, CGA and LGA packages It is not recommended to map silkscreen outlines to land pattern pads Quad Flat Package QFP Pull-back Quad Flat No-lead PQFN Ball Grid Array BGA
18 Silkscreen Polarity Marking Gull Wing & J-Lead, Bottom Only & Chip Gull Wing & J-Lead Polarity Bottom Only Polarity Absence of Silkscreen 2-pin Component Polarity 2-pin Component Non-polarity
19 Silkscreen Visible After Assembly Quad Flat No-lead (QFN) Ball Grid Array (BGA) Quad Flat Pack (QFP) SOT23 Axial Resistor
20 Alternate Silkscreen Polarity Marking Assembly Shops Like Dots but, They Consume Space Gull Wing & J-Lead Polarity Bottom Only Polarity Outside Courtyard 2-pin Diode/LED Polarity 2-pin Capacitor Polarity
21 Assembly Outline & Polarity Guidelines Non-polarized Chip, Crystal, Molded Body Polarized Chip, SOD, LED, SOT. Molded Body 0.10 mm Line Width Small Outline Package SOP, SON, QFN, QFP 1.00 mm Plastic Leaded Chip Carrier PLCC, LCC, 4-sided Chip Array 1.00 mm 1.00 mm
22 Component Body & Terminal Outlines The Nominal Component Body and Terminal Lead Outlines Output to CAD tool on a mechanical layer
23 REFDES 3-Tier Silkscreen Reference Designators Silkscreen reference designators are normally placed inside the courtyard during library construction and typically located on the land pattern origin. After part placement has been approved, the silkscreen ref des are relocated outside the component body so they are visible after assembly. The ref des line width is normally 10% of the text height In the past, we made all silkscreen reference designators 1.50 mm height. Fabrication technology has improved it s time to support a 3-Tier reference designator option New recommendations for the 3-Tier ref des Least Density Level: 1.00 mm Height Nominal Density Level: 1.20 mm Height Most Density Level: 1.50 mm Height
24 Assembly Reference Designators The default assembly Ref Des height is 2.00 mm For miniature components the text height must be scalable to fit The default rotation of the assembly reference designator is associated with the component body length 0.6 x x x x REFDES Ref Des Height 0.50 mm REFDES Ref Des Height 0.70 mm REFDES Ref Des Height 1.00 mm REFDES Ref Des Height 0.12 mm These Chip assembly Ref Des are scaled down to fit inside assembly outlines
25 Land Pattern Origin Guidelines The land pattern origin is typically located at the center of gravity of the component, but sometimes this is difficult to calculate with irregular shaped components, so Pin 1 is used in these cases. Also Pin 1 in most through-hole connectors. The centroid origin marking in the picture below is an unfilled 0.50 mm diameter circle with a 0.05 line width with a 0.70 crosshair for cursor alignment.
26 Snap Grid & Feature Round-off 0.01 mm Footprint Features in 0.01 mm increments *Japanese 80% rule for 0.65 pitch Line Widths Corner Radius 0.01
27 3-Tier Local Fiducials Local Fiducials have been used only on fine pitch QFP and BGA Land Patterns Fine pitch QFP = Less than 25 mil (0.635 mm) pitch Fine pitch BGA = Less than 32 mil (0.8 mm) pitch Future Local Fiducial sizes will be: Level A (Most) = 40 mil (1.0 mm) with 80 mil (2.0 mm) solder mask & keep-out Level B (Nominal) = 30 mil (0.75 mm) with 60 (1.5 mm) solder mask & keep-out Level C (Least) = 20 mil (0.5 mm) with 40 mil (1.0 mm) solder mask & keep-out
28 Zero Component Orientation Levels A & B Zero Orientation with Pin 1 in Upper Left Corner Introduced in 2007 in the IPC-7351A Publication IPC-7351C Level A Zero Orientation with Pin 1 in Lower Left Corner Introduced in 2009 in the IEC publication IPC-7351C Level B
29 EIA & JEDEC EIA Component Dimensions vs: JEDEC Dimensional Letters
30 JEDEC Dimensional Characters
31 Land Pattern Naming Convention Extended Names Eliminate Duplication I The original IPC-7351 footprint naming convention does not include Gull Wing component lead tolerances, Thermal Pad sizes, BGA Ball sizes or Chip Terminal Lead Width into account. Therefore, the same component with different tolerances can produce a different land size and spacing with the same footprint name. A footprint name of SOP50P710X120-14N can have version A, B, C, D which do not indicate the variances in Thermal Tab or Lead Length There are 3 component features that affect the footprint name Square/Rectangle Thermal Tab Size = SOP50P710X120-14T300/T300X500 Gull Wing Lead Length Tolerance = SOP50P710X120-14L50 BGA Ball Size = BGA121C50P11X11_600X600X100B23 Chip Terminal Lead Width = CAP3216X135L45 For component mfr. recommended footprint drop the environment level character after the pin qty. - SOP50P710X120-14
32 Land Pattern Naming Convention Extended Names Eliminate Duplication II The existing IPC-7351 land pattern naming convention does not take into consideration component package tolerances. Package tolerances affect the pad, silkscreen and courtyard sizes You can have several packages with the same dimensions but different tolerances but the IPC-7351 naming convention will name all the parts with the same land pattern name In order to save the IPC-7351 naming convention and eliminate duplicate land pattern names for parts with different tolerances, we need to add the component manufacturer abbreviation as a prefix to the IPC-7351 name Example: SOP50P710X120-14L50T300X500 will become these names TI_SOP50P710X120-14L50T300X500 MAXIM_SOP50P710X120-14L50T300X500 ANALOG_SOP50P710X120-14L50T300X500
33 New Land Pattern Naming Convention Extended Names Eliminate Duplication III Component manufacturer s apply different tolerances on the package dimensions which creates a different footprint pattern. So a new Naming Convention must be created for each mfr. Case Code Standard Packages MfrNameAbr_MfrCaseCode Unique Packages MfrNameAbr_MfrPartNumber This new naming convention is exclusive to all footprints, so instead of having one naming convention for Standard Packages and a different naming convention for Unique packages, a universal naming convention is needed
34 New Land Pattern Naming Convention Manufacturer Names and Abbreviations Abbreviation Manufacturer s Name Abbreviation Manufacturer s Name TI Texas Instruments LATTICE Lattice Semiconductor AMD Advanced Micro Devices SA State of the Art ST ST Microelectronics CDE Cornell Dubilier Electron TE TE Connectivity CTS CTS KOA KOA Speer Electronics MOLEX Molex NXP NXP Semiconductors ALD Advanced Linear Devices HTK Honda Tsushin Kogyo CYPRESS Cypress Semiconductor JAE Japan Aviation Electron.. FOX Fox Electronics IQD IQD Frequency Products IDT Integrated Device Tech.. KEMET Kemet DIODES Diodes, Inc.
35 New Solder Joint Goal Recommendations Proportional SMD Pad Stack 25% Pitch 30% Pitch 5% Pitch 20% Pitch Gullwing Lead Shape Toe Heel Side Courtyard Excess 2.54 mm Pitch (DPAK) mm Pitch mm Pitch mm Pitch mm Pitch mm Pitch mm Pitch mm Pitch Component Families Small Outline IC (SOIC) Small Outline Package (SOP) Quad Flat Package (QFP) Small Outline Transitor (SOT23) Small Outline Transitor (SOT223) Small Outline Transitor (SOT143) Small Outline Diode (SOD) Ceramic Flat Package (CFP) Ceramic Quad flat Package (CQFP) TO (DPAK) Pad Length = Nominal Lead Length + Toe + Heel Pad Width = Nominal Lead Width + Side
36 Old/New Solder Joint Goal Recommendations 1.00 pitch 0.35 Toe / Heel 1.00 pitch 0.25 Toe / 0.35 Heel 0.80 pitch 0.35 Toe / Heel 0.80 pitch 0.20 Toe / 0.30 Heel Toe Heel 0.65 pitch 0.35 Toe / Heel 0.65 pitch 0.16 Toe / 0.20 Heel 0.50 pitch 0.35 Toe / Heel 0.50 pitch 0.13 Toe / 0.15 Heel Toe Heel 0.40 pitch 0.35 Toe / Heel 0.40 pitch 0.10 Toe / 0.12 Heel 0.35 pitch 0.35 Toe / Heel 0.35 mm pitch 0.09 Toe / 0.10 Heel Toe Heel
37 Solder Joint Goals for Gull Wing Perfect Pad Centering Visible Wetting Under Lead Heel Larger Than Toe Bad Pad Centering Wetting Under Lead Unachievable Possible Short Circuit with Trace
38 New Pad Center Calculation Nominal E Nominal L Heel Toe Pad Length CL Pad Centers Pad Length = Nom L + Heel + Toe Pad Centers = Nom E + 2 Toes Pad Length
39 Solder Joint Goals for Chip Components Chip Non-polarized Diode Chip Inductor Chip Varistor Chip Fuse Chip Resistor Chip Capacitor Chip Thermistor Chip LED Polarized Chip Capacitor Chip Diode
40 Solder Joint Goals for Chip Components < 0603 Lead Part Maximum (Most) Median (Nominal) Minimum (Least) Density Level A Density Level B Density Level C Toe (J T ) Heel (J H ) Side (J S ) Round-off factor Round off to nearest two place decimal, i.e., 1.00, 1.01, 1.02 Courtyard excess Rectangular Chip Components Smaller than 1608 (0603) (unit: mm) Toe (J T ) Toe (J T ) Toe (J T ) Heel (J H ) 0.00 Side (J S ) 0.00 Round-off factor Round off to nearest two place decimal, i.e., 1.00, 1.01, 1.02 Courtyard excess 0.15
41 New Solder Joint Goal Recommendations Proportional SMD Pad Stack 50% Height 10% Height 15% Height Package Dimensions 40% Height Rectangular End Cap Toe Heel Side Length Width Height Courtyard Inch 01005, Metric mm 0.20 mm 0.25 mm 0.10 Inch 0201, Metric mm 0.30 mm 0.30 mm 0.12 Inch 0402, Metric mm 0.50 mm 0.40 mm 0.16 Inch 0603, Metric mm 0.80 mm 0.50 mm 0.20 Inch 0805, Metric mm 1.25 mm 0.60 mm 0.24 Inch 1008, Metric mm 2.00 mm 0.65 mm 0.25 Inch 1206, Metric mm 1.60 mm 0.70 mm 0.25 Inch 1210, Metric mm 2.50 mm 0.70 mm 0.25 Inch 1806, Metric mm 1.60 mm 0.75 mm 0.25 Inch 1812, Metric mm 3.20 mm 0.80 mm 0.25 Inch 2010, Metric mm 2.50 mm 0.80 mm 0.25 Inch 2512, Metric mm 3.20 mm 0.80 mm 0.25 Inch 2920, Metric mm 5.10 mm 0.80 mm 0.25 Limit Maximum Courtyard setting to 0.25 mm but make it User Definable
42 J-STD-001 Chip Component Solder Joints Visible Wetting Evident on the vertical surfaces of the component termination Minimum End Solder Fillet 25% of Height or 0.50 mm Whichever is Less Class 3 Minimum End Solder to be 75% of the Length. The Pad Width is Critical Class 3 The Side and Heel are Nominal Values But Must Insure Centering The Pad Spacing Center to Center is Critical To Avoid Excess Heel
43 New Pad Center Calculations Toe Nominal E Nominal L Heel Pad Length Pad Centers C L Pad Length = Nom L + Heel + Toe Pad Centers = Nom E + 2 Toes Pad Length
44 Old BGA Solder Joint Goal Recommendations Nominal Ball Diameter Reduction Nominal Land Diameter Land Variation % % % % % % % % % % %
45 New Collapsing BGA SJG Recommendations A Single Simple Ball Diameter to Pad Size Calculation Proportional SMD Pad Stack Collapsing Ball Grid Array (BGA) Pin Pitch Adj. % New Pad SizeOld Pad Size Pad Round-off Courtyard Excess Nominal Ball (mm) Fixed Fixed 80% of Pin Pitch % % % % % % % % %
46 New Non-collapsing BGA SJG Recommendation Proportional SMD Pad Stack Non-Collapsing Ball Grid Array Pin Pitch Adj. % Pad Size Pad Round-off Courtyard Excess Nominal Ball (mm) Fixed Fixed 80% of Pin Pitch % % % % % % % % % % %
47 Chapters 8 & 9 Total Rewrite Component Family Grouping by Pin Quantity 3D Model Picture of Each Component Land Pattern Pictures with Level A & B Rotations Updated Solder Joint Goal Tables Naming Convention: Mfr. Part Number or Case New Chapter on Aspects of 3D Modeling Appendix Introduces Drafting Outline Guidelines Relocating all Assembly Related Data to the new IPC-7070 Component Mounting Issues and Recommendations
48 PCB Library Expert
49 The Footprint (FP) Designer Module Traditional footprint software only calculates standard parts, constraining usage to only 50% of the components in the industry. PCB Library Expert also creates mfr. recommended footprints for components with the following characteristics: Asymmetrical Various sizes of pads Different pad shapes
50 PCB Library Expert CAD Tool Interfaces Allegro OrCAD PCB Editor OrCAD Layout Board Station Expedition PADS Layout Altium Designer P-CAD CADSTAR CR-5000 Eagle Ultiboard Pantheon Other formats in development
51 Questions?
Preface xiii Introduction xv 1 Planning for surface mount design General electronic products 3 Dedicated service electronic products 3 High-reliability electronic products 4 Defining the environmental
PCB Design Perfection Starts in the Cad Library Part 1 The 1608 (Eia 0603) Chip Component
PCB Design Perfection Starts in the Cad Library Part 1 The 1608 (Eia 0603) Chip Component Tom Hausherr EDA Library Product Manager Mentor Graphics Corp. [email protected] ABSTRACT The CAD library
The Universal PCB Design Grid System
The Universal PCB Design Grid System Abstract: Mixing PCB Design Layout units will compromise perfection every time. PCB Design perfection starts with building CAD library parts and quickly moves to part
PCB Design. Gabe A. Cohn. May 2010. Using Altium Designer/DXP/Protel. Electrical Engineering University of Washington
PCB Design Using Altium Designer/DXP/Protel Gabe A. Cohn May 2010 Electrical Engineering University of Washington Printed Circuit Board Steps 1. Draw schematics 2. Attach footprints for all components
1.Introduction. Introduction. Most of slides come from Semiconductor Manufacturing Technology by Michael Quirk and Julian Serda.
.Introduction If the automobile had followed the same development cycle as the computer, a Rolls- Royce would today cost $00, get one million miles to the gallon and explode once a year Most of slides
SURFACE MOUNT NOMENCLATURE AND PACKAGING
SURFACE MOUNT NOMENCLATURE AND PACKAGING Tel 800-776-9888 Email [email protected] w w w. t o p l i n e. t v Contents Overview... 3 Flat Chip... 4 MELF Components...10 Tantalum Capacitors.... 12 Transistors
Suggested PCB Land Pattern Designs for Leaded and Leadless Packages, and Surface Mount Guidelines for Leadless Packages
APPLICATION NOTE Suggested PCB Land Pattern Designs for Leaded and Leadless Packages, and Surface Mount Guidelines for Leadless Packages Introduction This Application Note provides sample PCB land pattern
INTERNATIONAL ATOMIC ENERGY AGENCY INSTRUMENTATION UNIT SMD (SURFACE MOUNTED DEVICES) REPAIR S. WIERZBINSKI FEBRUARY 1999
(SURFACE MOUNTED DEVICES) REPAIR S. WIERZBINSKI FEBRUARY 1999 (SURFACE MOUNTED DEVICES) REPAIR 1 TABLE OF CONTENTS PAGE 1. INTRODUCTION 3 2. ADVANTAGES 4 3. LIMITATIONS 4 4. DIALECT 5 5. SIZES AND DIMENSIONS
Designing with High-Density BGA Packages for Altera Devices
2014.12.15 Designing with High-Density BGA Packages for Altera Devices AN-114 Subscribe As programmable logic devices (PLDs) increase in density and I/O pins, the demand for small packages and diverse
BGA - Ball Grid Array Inspection Workshop. Bob Willis leadfreesoldering.com
BGA - Ball Grid Array Inspection Workshop Bob Willis leadfreesoldering.com Mixed Technology Assembly Processes Adhesive Dispensing Component Placement Adhesive Curing Turn Boar Over Conventional Insertion
PCB Board Design. PCB boards. What is a PCB board
PCB Board Design Babak Kia Adjunct Professor Boston University College of Engineering Email: bkia -at- bu.edu ENG SC757 - Advanced Microprocessor Design PCB boards What is a PCB board Printed Circuit Boards
A and M Electronics Contract Manufacturing Circuit Board Assembly 25018 Avenue Kearny Valencia, Ca. 91355 (661) 257-3680 or (800) 923-3058
A and M Electronics Contract Manufacturing Circuit Board Assembly 25018 Avenue Kearny Valencia, Ca. 91355 (661) 257-3680 or (800) 923-3058 "When Quality Counts, Choose A&M Electronics" SMT, BGA, & Through
PCB Design with Altium: Schematic Entry, Libraries, and Designing Components
PCB Design with Altium: Schematic Entry, Libraries, and Designing Components Alex Fosdick Capstone Senior Design Instructor: Tom Brown Edited: Jan 30th 2011 Description: This document is the first of two
Ultra Reliable Embedded Computing
A VersaLogic Focus on Reliability White Paper Ultra Reliable Embedded Computing The Clash between IPC Class 3 Requirements and Shrinking Geometries Contents Introduction...1 Case in Point: IPC Class 3
IIB. Complete PCB Design Using OrCAD Capture and PCB Editor. Kraig Mitzner. ~»* ' AMSTERDAM BOSTON HEIDELBERG LONDON ^ i H
Complete PCB Design Using OrCAD Capture and PCB Editor Kraig Mitzner IIB ~»* ' AMSTERDAM BOSTON HEIDELBERG LONDON ^ i H NEW YORK * OXFORD PARIS SAN DIEGO ШШЯтИ' ELSEVIER SAN FRANCISCO SINGAPORE SYDNEY
Be the best. PCBA Design Guidelines and DFM Requirements. Glenn Miner Engineering Manager March 6, 2014 DFM DFT. DFx DFC DFQ
and DFM Requirements DFM DFQ DFx DFT DFC Glenn Miner Engineering Manager Electronics, Inc. Not to be reproduced or used in any means without written permission by Benchmark. Guidelines and Requirements
DVD-71C IPC-A-610E Common Inspection Errors
DVD-71C IPC-A-610E Common Inspection Errors Below is a copy of the narration for DVD-71C. The contents for this script were developed by a review group of industry experts and were based on the best available
DVD-111C Advanced Hand Soldering Techniques
DVD-111C Advanced Hand Soldering Techniques Below is a copy of the narration for DVD-111C. The contents for this script were developed by a review group of industry experts and were based on the best available
How to avoid Layout and Assembly got chas with advanced packages
How to avoid Layout and Assembly got chas with advanced packages Parts and pitch get smaller. Pin counts get larger. Design cycles get shorter. BGA, MicroBGA, QFN, DQFN, CSP packages are taking the design
Ball Grid Array (BGA) Technology
Chapter E: BGA Ball Grid Array (BGA) Technology The information presented in this chapter has been collected from a number of sources describing BGA activities, both nationally at IVF and reported elsewhere
What is surface mount?
A way of attaching electronic components to a printed circuit board The solder joint forms the mechanical and electrical connection What is surface mount? Bonding of the solder joint is to the surface
January 1999, ver. 3 Application Note 80. 1 Burn-in sockets are zero-insertion-force (ZIF) sockets that do not deform a device s leads.
Selecting Sockets for Altera Devices January 1999, ver. 3 Application Note 80 Introduction Surface-mount assembly places unique demands on the development and manufacturing process by requiring different
IPC DRM-SMT-F. Area Array Components Chip Components J-Lead Components Gull Wing Components Class 1 Class 2 Class 3 Photos
1 IPC 2015 3000 Lakeside Drive, Suite 309-S Bannockburn, IL 60015-1219 +1 847.615.7100 (tel.) +1 847.615.7105 (fax) www.ipc.org email: [email protected] Association Connecting Electronics Industries All
Prototyping Printed Circuit Boards
Prototyping Printed Circuit Boards From concept to prototype to production. (HBRC) PCB Design and Fabrication Agenda Introduction Why PCBs? Stage 1 Understanding the rules Stage 2 Planning the board. Stage
Flip Chip Package Qualification of RF-IC Packages
Flip Chip Package Qualification of RF-IC Packages Mumtaz Y. Bora Peregrine Semiconductor San Diego, Ca. 92121 [email protected] Abstract Quad Flat Pack No Leads (QFNs) are thermally enhanced plastic packages
EECAD s MUST List MUST MUST MUST MUST MUST MUST MUST MUST MUST MUST
Customers are required to follow certain criteria for all designs whether they are ultimately done in EECAD or by the customers themselves. These criteria, approved by EES Management, are listed below:
Application Note: PCB Design By: Wei-Lung Ho
Application Note: PCB Design By: Wei-Lung Ho Introduction: A printed circuit board (PCB) electrically connects circuit components by routing conductive traces to conductive pads designed for specific components
NBB-402. RoHS Compliant & Pb-Free Product. Typical Applications
Typical Applications Narrow and Broadband Commercial and Military Radio Designs Linear and Saturated Amplifiers 0 RoHS Compliant & Pb-Free Product NBB-402 CASCADABLE BROADBAND GaAs MMIC AMPLIFIER DC TO
SMD Soldering Guide by Infidigm
SMD Soldering Guide by Infidigm Purpose The purpose of this guide is to introduce SMD (Surface Mount Device) hand soldering. The guide is organized into different methods. Each method is used specifically
EXPRESS PCB TUTORIAL Author: Lee Morey Revised: JE Feb 2015
EXPRESS PCB TUTORIAL Author: Lee Morey Revised: JE Feb 2015 Getting Started There are several resources for learning how to layout schematics and PCBs. And there are several popular commercial packages.
PCB Artist. Library Creation Tutorial
PCB Artist Library Creation Tutorial 2 PCB Artist Library Creation Tutorial Copyright Notice Copyright WestDev Ltd. 1997-2008 PCB Artist is a Trademark of Advanced Circuits. All rights reserved. E&OE Copyright
Altium Designer Guide
Electronics and Computer Systems Engineering Altium Designer Guide Tutorial part 2 PCB Design This is Part 2 of a beginner s guide to PCB design using Altium Designer and is geared towards the following
The Alphabet soup of IPC Specifications. 340 Raleigh Street Holly Springs, NC 27540
The Alphabet soup of IPC Specifications 340 Raleigh Street Holly Springs, NC 27540 http://www.circuittechnology.com (919) 552 3434 About the IPC IPC-the electronics industry standard Founded in 1957 as
Assembly of LPCC Packages AN-0001
Assembly of LPCC Packages AN-0001 Surface Mount Assembly and Handling of ANADIGICS LPCC Packages 1.0 Overview ANADIGICS power amplifiers are typically packaged in a Leadless Plastic Chip Carrier (LPCC)
Webinar HDI Microvia Technology Cost Aspects
Webinar HDI Microvia Technology Cost Aspects www.we-online.com HDI - Cost Aspects Seite 1 1 July, 2014 Agenda - Webinar HDI Microvia Technology Cost Aspects Reasons for the use of HDI technology Printed
TEST SOLUTIONS CONTACTING - SEMICONDUCTOR
ENGINEERED TO CONNECT CONTACTING - SEMICONDUCTOR TEST SOLUTIONS SPECIFICATIONS AND DRAWINGS ARE SUBJECT TO ALTERATION WITHOUT PRIOR NOTICE - DIMENSIONS IN MILLIMETER CONTACTING - SEMICONDUCTOR 3 SEries
Tutorials Drawing a 555 timer circuit
Step 1 of 10: Introduction This tutorial shows you how to make an electronic circuit using Livewire and PCB Wizard 3. You should follow this tutorial to learn the basic skills you will need to use Livewire
Multilevel Socket Technologies
Multilevel Socket Technologies High Performance IC Sockets And Test Adapters Overview Company Overview Over 5,000 products High Performance Adapters and Sockets Many Custom Designs & Turn-Key Solutions
DEMO ONLY Version. This is a promotional sample of the IPC Training and Reference Guide DRM-18H.
DEMO ONLY Version This is a promotional sample of the IPC Training and Reference Guide DRM-18H. Please do not use this SAMPLE for training or reference purposes. IPC is a not-for-profit association for
Wave Soldering Problems
Wave Soldering Problems What is a good joint? The main function of the solder is to make electrical interconnection, but there is a mechanical aspect: even where parts have been clinched or glued in position,
Mounting Instructions for SP4 Power Modules
Mounting Instructions for SP4 Power Modules Pierre-Laurent Doumergue R&D Engineer Microsemi Power Module Products 26 rue de Campilleau 33 520 Bruges, France Introduction: This application note gives the
Joule Thief 3.0 Kit. June 2012, Rev 1 1 http://www.easternvoltageresearch.com Joule Thief 3.0
Kit Instruction Manual Eastern Voltage Research, LLC June 2012, Rev 1 1 http://www.easternvoltageresearch.com HIGH BRIGHTNESS LED THIS KIT USES A 1W CREE, HIGH BRIGHTNESS LED. DO NOT STARE AT THIS (OR
OrCad Layout Plus PCB Tutorial
OrCad Layout Plus PCB Tutorial R. B. Reese (9/2005), ECE, MSU. RBR/V 0.5 1 OrCad Layout Plus PCB Tutorial This is a simple tutorial of OrCAD PCB using a two-layer PCB with throughhole components. The design
Using CAD Data in Assembly - Advantages and Pitfalls
Using CAD Data in Assembly - Advantages and Pitfalls For years, electronic engineers and circuit board designers have shared information between their computer-aided-engineering (CAE) and computer-aided-design
POWER FORUM, BOLOGNA 20-09-2012
POWER FORUM, BOLOGNA 20-09-2012 Convertitori DC/DC ad alta densità di potenza e bassa impedenza termica. Massimo GAVIOLI. Senior Field Application Engineer. Intersil SIMPLY SMARTER Challenges when Designing
Leaded Surface Mount Technology (SMT) 7
Leaded Surface Mount Technology (SMT) 7 7.1 Introduction Traditional through-hole Dual In-Line Package assemblies reached their limits in terms of improvements in cost, weight, volume, and reliability
How to make a Quick Turn PCB that modern RF parts will actually fit on!
How to make a Quick Turn PCB that modern RF parts will actually fit on! By: Steve Hageman www.analoghome.com I like to use those low cost, no frills or Bare Bones [1] type of PCB for prototyping as they
Executive Summary. Table of Contents
Executive Summary How to Create a Printed Circuit Board (PCB) Department of Electrical & Computer Engineering Michigan State University Prepared by: John Kelley Revision: 4/06/00 This application note
PCB inspection is more important today than ever before!
PCB inspection is more important today than ever before! Industry experts continue to stress the need to inspect hidden solder joints! Figure 1. The BGA package has not been placed into the paste deposit.
Spirent Communications
Spirent Communications Performance Analysis Broadband Division - Honolulu Development Center PCB CAD Design Guidelines Document 001-7001-001 Rev. A 18-Oct-02 Revision History Revision Description of Change
Freescale IEEE 802.15.4 / ZigBee Package and Hardware Layout Considerations. Reference Manual
Freescale IEEE 802.15.4 / ZigBee Package and Hardware Layout Considerations Reference Manual Document Number: ZHDCRM Rev. 1.6 3/2012 How to Reach Us: Home Page: www.freescale.com E-mail: [email protected]
Laboratory 2. Exercise 2. Exercise 2. PCB Design
Exercise 2. PCB Design Aim of the measurement Introducing to the PCB design Creating a schematic of an analog circuit, making simulations on it and designing a Printed circuit board for it. Keywords Printed
VECTORAL IMAGING THE NEW DIRECTION IN AUTOMATED OPTICAL INSPECTION
VECTORAL IMAGING THE NEW DIRECTION IN AUTOMATED OPTICAL INSPECTION Mark J. Norris Vision Inspection Technology, LLC Haverhill, MA [email protected] ABSTRACT Traditional methods of identifying and
CAD and Drawing Style Procedure
CAD and Drawing Style Procedure 0.1.1.8 Rev. 4 Date: 2014-Nov-20 Copyright 2014, Canadian Light Source Inc. This document is the property of Canadian Light Source Inc. (CLSI). No exploitation or transfer
Figure 1 (end) Application Specification 114 13088 provides application requirements for MICTOR Right Angle Connectors for SMT PC Board Applications
This specification covers requirements for application of MICTOR Vertical Board to Board Plugs and Receptacles designed for pc boards. The connectors have an in row contact spacing on 0.64 [.025] centerlines.
Detailed information about Gerber, NC Drill and NC Route.
Title: Product: Summary: Manufacturing Output OrCAD / Allegro PCB Editor Detailed information about Gerber, NC Drill and NC Route. Author/Date: Beate Wilke / 27.05.2009 Table of Contents 1 Gerber... 2
DRAFTING MANUAL. Gears (Bevel and Hypoid) Drafting Practice
Page 1 1.0 General This section provides the basis for uniformity in engineering gears drawings and their technical data for gears with intersecting axes (bevel gears), and nonparallel, nonintersecting
00.037.701 Rigid Printed Circuit Board Requirements
00.037.701 Rigid Printed Circuit Board Requirements Issued by: Engineering Effective Date: 10/8/2015 Rev. D Pg. 1 of 9 Approved: 10/8/2015 8:10 AM - Christy King, Quality Engineer 2.0 OBJECTIVE & SCOPE:
CLA4607-085LF: Surface Mount Limiter Diode
DATA SHEET CLA4607-085LF: Surface Mount Limiter Diode Applications Low-loss, high-power limiters Receiver protectors Anode (Pin 1) Anode (Pin 3) Features Low thermal resistance: 55 C/W Typical threshold
Wafer Level Testing Challenges for Flip Chip and Wafer Level Packages
Wafer Level Testing Challenges for Flip Chip and Wafer Level Packages by Lim Kok Hwa and Andy Chee STATS ChipPAC Ltd. 5 Yishun Street 23, Singapore 768442 [email protected]; [email protected]
Product Name Hexa-Band Cellular SMD Antenna GSM / CDMA / DCS / PCS / WCDMA /UMTS /HSDPA / GPRS / EDGE 800 MHz to 2200 MHz
Anam PA.25a Specification Part No. PA.25a Product Name Anam Hexa-Band Cellular SMD Antenna GSM / CDMA / DCS / PCS / WCDMA /UMTS /HSDPA / GPRS / EDGE 800 MHz to 2200 MHz Feature High Efficiency Multi-Band
Electronic Circuit Construction:
Electronic Circuit Construction: Various methods are used for building electronic circuits. The method that you choose depends on a number of factors, including the resources available to you and whether
Advanced Monolithic Systems
Advanced Monolithic Systems FEATURES Three Terminal Adjustable or Fixed oltages* 1.5, 1.8, 2.5, 2.85, 3.3 and 5. Output Current of 1A Operates Down to 1 Dropout Line Regulation:.2% Max. Load Regulation:.4%
PCB Assembly Guidelines for Intersil Wafer Level Chip Scale Package Devices
Assembly Guidelines for Intersil Wafer Level Chip Scale Package Devices Introduction There is an industry-wide trend towards using the smallest package possible for a given pin count. This is driven primarily
CIRCUITS AND SYSTEMS- Assembly and Printed Circuit Board (PCB) Package Mohammad S. Sharawi ASSEMBLY AND PRINTED CIRCUIT BOARD (PCB) PACKAGE
ASSEMBLY AND PRINTED CIRCUIT BOARD (PCB) PACKAGE Mohammad S. Sharawi Electrical Engineering Department, King Fahd University of Petroleum and Minerals Dhahran, 31261 Saudi Arabia Keywords: Printed Circuit
Adapters - Overview. Quick-Turn Solutions for IC Supply Issues
Adapters - Overview BGA to BGA Adapter BGA to PGA BGA to QFP BGA to BGA QFP to BGA SMT to DIP SMT to SMT PGA to PGA BGA to QFP Adapter with VR using FlexFrame Interconnect TSOP Adapter Packaged Die to
Multi-Flex Circuits Aust.
Contents: Base Materials Laminate Prepreg Panel Size (Utilization) Multilayer Layup N.C. Drilling Pattern design Impedance control Solder mask type Legend PCB Finishing Gold Plating Profiling Final testing
Flex Circuit Design and Manufacture.
Flex Circuit Design and Manufacture. Hawarden Industrial Park, Manor Lane, Deeside, Flintshire, CH5 3QZ Tel 01244 520510 Fax 01244 520721 [email protected] www.merlincircuit.co.uk Flex Circuit
SKY13370-374LF: 0.5 to 6.0 GHz SPDT Switch, 50 Ω Terminated
DATA SHEET SKY13370-374LF: 0.5 to 6.0 GHz SPDT Switch, 50 Ω Terminated Applications WiMAX 802.16 RF1 RF2 Dual-band WLANs (802.11 a/b/g/n) LTE/4G systems 50 Ω 50 Ω Features 50 Ω matched RF ports in all
Last Time Buy. Deadline for receipt of LAST TIME BUY orders: April 30, 2011
Last Time Buy This part is in production but has been determined to be LAST TIME BUY. This classification indicates that the product is obsolete and notice has been given. Sale of this device is currently
Series. X-ray Inspection. www.nordsondage.com
Series X-ray Inspection www.nordsondage.com 2 Nordson DAGE Quadra X-ray Inspection Nordson DAGE Quadra X-ray Inspection 3 Nordson DAGE, the leaders in X-ray inspection for electronics, presents its 4th
uclamp0541z Ultra Small μclamp 1-Line ESD Protection
- Z-Pak TM Description μclamp TVS diodes are designed to protect sensitive electronics from damage or latch-up due to ESD. It is designed to replace 2 size multilayer varistors (MLVs) in portable applications
Printed Circuit Design Tutorial
Printed Circuit Design Tutorial By Gold Phoenix Technology Tech Center, [email protected] Gold Phoenix has been sale PCB board in North America since 2003, during these years we received a lot of
Report. Soldering Tests at COM Express Connectors, Type Receptacle and Plug. Order: Bergwerkstraße 50 D 86971 Peiting. Your Order-No.
Zentrum für Verbindungstechnik in der Elektronik Argelsrieder Feld 6 82234 Oberpfaffenhofen-Weßling Telefon: 081 53 / 403-0 Telefax: 081 53 / 403-15 Report Order: Soldering Tests at COM Express Connectors,
Acceptability of Printed Circuit Board Assemblies
Section No.: 12I.2.3, Sheet 1 of 9 Rev Level: 16 Additional Distribution: PCB Assembly Subcontractors 1.0 Purpose 2.0 Scope Acceptability of Printed Circuit Board Assemblies 1.1 The purpose of this standard
Complete. PCB Design Using. NI Multisim, NI Ultiboard, LPKF CircuitCAM and BoardMaster. pg. 1. Wei Siang Pee
Complete Wei Siang Pee PCB Design Using NI Multisim, NI Ultiboard, LPKF CircuitCAM and BoardMaster pg. 1 Introduction Multisim equips educators, students, and professionals with the tools to analyze circuit
Development of a Design & Manufacturing Environment for Reliable and Cost-Effective PCB Embedding Technology
Development of a Design & Manufacturing Environment for Reliable and Cost-Effective PCB Embedding Technology Outline Introduction CAD design tools for embedded components Thermo mechanical design rules
Introduction to Autodesk Inventor for F1 in Schools
Introduction to Autodesk Inventor for F1 in Schools F1 in Schools Race Car In this course you will be introduced to Autodesk Inventor, which is the centerpiece of Autodesk s digital prototyping strategy
DESIGN GUIDELINES FOR LTCC
DESIGN GUIDELINES FOR LTCC HERALOCK HL2000 MATERIALS SYSTEM Preliminary Guideline Release 1.0 CONTENTS 1. INTRODUCTION 1.1. GLOSSARY OF TERMS 1.2. LTCC PROCESS FLOW DIAGRAM 1.3. UNITS OF MEASURE 2. PROCESSING
KiCad Step by Step Tutorial
KiCad Step by Step Tutorial Copyright 2006 David Jahshan: kicad at iridec.com.au Copyright: Please freely copy and distribute (sell or give away) this document in any format. Send any corrections and comments
Graser User Conference Only
Miniaturization- Rigid-Flex Design with Allegro Jonathan Lee / Graser 31/Oct/2014 Rigid-Flex Design with Allegro Miniaturization Design Miniaturization through Rigid-Flex Rigid-Flex Design Flow Miniaturization
Removing chips is a method for producing plastic threads of small diameters and high batches, which cause frequent failures of thread punches.
Plastic Threads Technical University of Gabrovo Yordanka Atanasova Threads in plastic products can be produced in three ways: a) by direct moulding with thread punch or die; b) by placing a threaded metal
Molded. By July. A chip scale. and Omega. Guidelines. layer on the silicon chip. of mold. aluminum or. Bottom view. Rev. 1.
Application Note PAC-006 By J. Lu, Y. Ding, S. Liu, J. Gong, C. Yue July 2012 Molded Chip Scale Package Assembly Guidelines Introduction to Molded Chip Scale Package A chip scale package (CSP) has direct
Embedding components within PCB substrates
Embedding components within PCB substrates Max Clemons, Altium - March 19, 2014 Continued pressure for electronic devices that provide greater functionality in ever-smaller formfactors is not only providing
NARROW-PITCH (0.8mm) CONNECTORS P8 SERIES
Socket Header Compliance with RoHS Directive NRROW-PITCH CONNECTORS FOR PC ORDS 3. Perfect for portable devices, the bellows-type provide a strong resistance against falling, impacts, and forced insertions
Cumbria Designs T-1. SSB/CW Filter kit (4.9152MHz) User Manual
Cumbria Designs T-1 SSB/CW Filter kit (4.9152MHz) User Manual CONTENTS 1 INTRODUCTION 2 2 CIRCUIT DESCRIPTION 2 3 ASSEMBLY 2 4 TESTING 4 The Steading Stainton PENRITH Cumbria CA11 0ES UK 1 Introduction
Bob Willis leadfreesoldering.com
Assembly of Flexible Circuits with Lead-Free Solder Alloy Bob Willis leadfreesoldering.com Introduction to Lead-Free Assembly Video Clips Component www.bobwillis.co.uk/lead/videos/components.rm Printed
AMPSEAL* Automotive Plug Connector and Header Assembly
AMPSEAL* Automotive Plug Connector and Header Assembly Application Specification 24 SEP 97 Rev E All dimensions are given in millimeters unless otherwise specified. All dimensional tolerances are +0.2
CATIA Drafting TABLE OF CONTENTS
TABLE OF CONTENTS Introduction...1 Drafting...2 Drawing Screen...3 Pull-down Menus...4 File...4 Edit...5 View...6 Insert...7 Tools...8 Drafting Workbench...9 Views and Sheets...9 Dimensions and Annotations...10
CASE STUDY: SCREEN PRINTING SOLUTIONS FOR SMALL DIE & PRECISION ALIGNMENT CHALLENGES
CASE STUDY: SCREEN PRINTING SOLUTIONS FOR SMALL DIE & PRECISION ALIGNMENT CHALLENGES By William E. Coleman Ph.D., Photo Stencil and Travis Tanner, Plexus Manufacturing Solutions When you have a gold Kovar
TN0991 Technical note
Technical note Description of WLCSP for STMicroelectronics EEPROMs and recommendations for use Introduction This document describes the 5 and 8-bump WLCSPs (wafer level chip size package) used for STMicroelectronics
Accelerometer and Gyroscope Design Guidelines
Application Note Accelerometer and Gyroscope Design Guidelines PURPOSE AND SCOPE This document provides high-level placement and layout guidelines for InvenSense MotionTracking devices. Every sensor has
Designing a Printed Circuit Board
Designing a Printed Circuit Board Jamie Jacobs Design Team 4 4/03/2009 Abstract When the development stage of a circuit board is complete and working correctly, it is then necessary to take this breadboard
Medium power Schottky barrier single diode
Rev. 03 17 October 2008 Product data sheet 1. Product profile 1.1 General description Planar medium power Schottky barrier single diode with an integrated guard ring for stress protection, encapsulated
DATA SHEET ARRAY CHIP RESISTORS YC/TC 5%, 1% sizes YC:102/104/122/124/162/164/248/324/158/358 TC: 122/124/164
Product specification December 11, 2015 V.2 0 DATA SHEET ARRAY CHIP RESISTORS YC/TC 5%, 1% sizes YC:102/104/2/4/162/164/248/324/158/358 TC: 2/4/164 RoHS compliant Product specification 2 SCOPE This specification
Assembly Instructions: Shortwave Radio Kit
Assembly Instructions: Shortwave Radio Kit MTM Scientific, Inc P.O. Box 522 Clinton, MI 49236 U.S.A Introduction Fig 1: The assembled Shortwave Radio Kit The SHORTWAVE RADIO KIT (#SWRAD) from MTM Scientific
www.eurocircuits.com Page 1
CONTENT INTRODUCTION 2 INPUT DATA FORMATS 3 INPUT DATA REQUIREMENTS 4 CLASSIFICATION 6 HOLES 8 COPPER LAYERS 10 BGAS 12 MECHANICAL LAYER 13 SOLDERMASK 15 LEGEND PRINT 17 CARBON 18 PEEL-OFF MASK 19 VIAFILL
TQP4M3019 Data Sheet. SP3T High Power 2.6V 2x2 mm CDMA Antenna Switch. Functional Block Diagram. Features. Product Description.
Functional Block Diagram Product Description TriQuint s TQP4M3019 is a high power antenna switch in a single pole three throw (SP3T) configuration. The die utilizes TriQuint s PHEMT MMIC switch process
Metal-Oxide Varistors (MOVs) Surface Mount Multilayer Varistors (MLVs) > MLN Series. MLN SurgeArray TM Suppressor. Description
MLN SurgeArray TM Suppressor RoHS Description The MLN SurgeArray Suppressor is designed to help protect components from transient voltages that exist at the circuit board level. This device provides four
