Dataflow Programming with MaxCompiler
|
|
- Earl Fowler
- 8 years ago
- Views:
Transcription
1 Dataflow Programming with MaCompiler
2 Lecture Overview Programming DFEs MaCompiler Streaming Kernels Compile and build Java meta-programming 2
3 Reconfigurable Computing with DFEs Logic Cell (10 5 elements) Xilin Virte-6 FPGA DSP Block IO Block Block RAM DSP Block Block RAM (20TB/s) 3
4 DFE Acceleration Hardware Solutions MaRack 10U, 20U or 40U MaCard MaNode MaRack PCI-Epress Gen 2 Typical 50W-80W 24-48GB RAM 1U server 4 MAX3 Cards Intel Xeon CPUs 10U, 20U or 40U Rack 4
5 How could we program it? Schematic entry of circuits Traditional Hardware Description Languages VHDL, Verilog, SystemC.org Object-oriented languages C/C, Python, Java, and related languages Functional languages: e.g. Haskell High level interface: e.g. Mathematica, MatLab Schematic block diagram e.g. Simulink Domain specific languages (DSLs) 5
6 Level of Abstraction Accelerator Programming Models DSL DSL DSL DSL Higher Level Libraries Higher Level Libraries Fleible Compiler System: MaCompiler Possible applications 6
7 Start Acceleration Development Flow Original Application Identify code for acceleration and analyze bottlenecks Transform app, architect and model performance Write MaCompiler code Integrate with Host code Simulate NO NO Accelerated Application YES Meets performance goals? Build for Hardware YES Functions correctly? 7
8 MaCompiler Complete development environment for Maeler DFE accelerator platforms Write MaJ code to describe the dataflow accelerator MaJ is an etension of Java for MaCompiler Eecute the Java generate the accelerator C software on CPUs uses the accelerator class MyAccelerator etends Kernel { public MyAccelerator( ) { DFEVar = io.input("", dfefloat(8, 24)); DFEVar y = io.input( y", dfefloat(8, 24)); DFEVar 2 = * ; DFEVar y2 = y * y; DFEVar result = 2 y2 30; } } io.output( z", result, dfefloat(8, 24)); 8
9 Application Components CPU Host application SLiC MaelerOS Kernels DFE PCI Epress * Memory Memory Manager 9
10 Programming with MaCompiler Host Application *.c, *.f90... Rewrite only code to be accelerated MyKernel.maj MyManager.maj User Input MaIDE User Input Compiler maeleros Library MaCompiler SLiC Library Linker MAX File Sim or H/W (.ma) Output Output Eecutable 10
11 Simple Application Eample CPU Host Code Main Memory Host Code (.c) int*, *y; for (int i =0; i < DATA_SIZE; i) y[i]= [i] * [i] 30; y i i i 30 11
12 Development Process CPU Host Code MaCompilerRT MaelerOS Main Memory y PCI Epress Memory Manager DFE 30 y 30 Host Code (.c) int*, *y; MyKernel(DATA_SIZE, for (int i =0; i < DATA_SIZE; i) y[i]= [i], * [i] DATA_SIZE*4, 30; y, DATA_SIZE*4); MyManager (.maj) Manager m = new Manager(); Kernel k = new MyKernel(); m.setkernel(k); m.setio( link( ", CPU), link( y", CPU)); m.build(); MyKernel (.maj) DFEVar = io.input("", dfeint(32)); DFEVar result = * 30; io.output("y", result, dfeint(32)); 12
13 Development Process CPU Host Code MaCompilerRT MaelerOS Main Memory PCI Epress Memory y Manager DFE 30 y 30 Host Code (.c) device = ma_open_device(mafile, "/dev/maeler0"); int*, *y; MyKernel( DATA_SIZE,, DATA_SIZE*4); MyManager (.maj) Manager m = new Manager(); Kernel k = new MyKernel(); m.setkernel(k); m.setio( link( ", CPU), link( y", DRAM_LINEAR1D)); m.build(); MyKernel (.maj) DFEVar = io.input("", dfeint(32)); DFEVar result = * 30; io.output("y", result, dfeint(32)); 13
14 The Full Kernel public class MyKernel etends Kernel { public MyKernel (KernelParameters parameters) { super(parameters); DFEVar = io.input("", dfeint(32)); } } DFEVar result = * 30; io.output("y", result, dfeint(32)); 30 y 14
15 Streaming Data through the Kernel y 30 15
16 Streaming Data through the Kernel y
17 Streaming Data through the Kernel y
18 Streaming Data through the Kernel y
19 Streaming Data through the Kernel y
20 Streaming Data through the Kernel y
21 Compile, Build and Run Java program generates a MaFile when it runs 1. Compile the Java into.class files 2. Eecute the.class file Builds the dataflow graph in memory Generates the hardware.ma file 3. Link the generated.ma file with your host program 4. Run the host program Host code automatically configures DFE(s) and interacts with them at run-time 21
22 Java meta-programming You can use the full power of Java to write a program that generates the dataflow graph Java variables can be used as constants in hardware int y; DFEVar ; = y; Hardware variables can not be read in Java! Cannot do: int y; DFEVar ; y = ; Java conditionals and loops choose how to generate hardware not make run-time decisions 22
23 Dataflow Graph Generation: Simple What dataflow graph is generated? DFEVar = io.input(, type); DFEVar y; y = 1; io.output( y, y, type); 1 y 23
24 Dataflow Graph Generation: Simple What dataflow graph is generated? DFEVar = io.input(, type); DFEVar y; y = ; io.output( y, y, type); y 24
25 Dataflow Graph Generation: Variables What s the value of h if we stream in 1? DFEVar h = io.input( h, type); int s = 2; 1 10 s = s 5 h = h 10 7 h = h s; 18 What s the value of s if we stream in 1? DFEVar h = io.input( h, type); int s = 2; s = s 5 h = h 10 s = h s; Compile error. You can t assign a hardware value to a Java int 25
26 Dataflow Graph Generation: Conditionals What dataflow graph is generated? DFEVar = io.input(, type); int s = 10; DFEVar y; if (s < 100) { y = 1; } else { y = 1; } io.output( y, y, type); What dataflow graph is generated? DFEVar = io.input(, type); DFEVar y; y 1 if ( < 10) { y = 1; } else { y = 1; } io.output( y, y, type); Compile error. You can t use the value of in a Java conditional 26
27 Conditional Choice in Kernels Compute both values and use a multipleer. = control.mu(select, option0, option1,, optionn) = select? option1 : option0 Ternary-if operator is overloaded DFEVar = io.input(, type); DFEVar y; y = ( > 10)? 1 : 1 > io.output( y, y, type); y 27
28 Dataflow Graph Generation: Java Loops What dataflow graph is generated? DFEVar = io.input(, type); DFEVar y = ; for (int i = 1; i <= 3; i) { y = y i; } io.output( y, y, type); 1 2 Can make the loop any size until you run out of space on the chip! Larger loops can be partially unrolled in space and used multiple times in time see Lecture on loops and cyclic graphs y 3 28
29 29 Real data flow graph as generated by MaCompiler 4866 nodes; 10,000s of stages/cycles
30 Eercises 1. Write a MaCompiler kernel program that takes three input streams, y and z which are dfeint(32) and computes an output stream p, where: p i ( i y ( i z ( i yi i i ) 2 ) 2 z i ) if if z z i i otherwise i i 2. Draw the dataflow graph generated by the following program: for (int i = 0; i < 6; i) { DFEVar = io.input( i, dfeint(32)); DFEVar y = ; if (i % 3!= 0) { for (int j = 0; j < 3; j) { y = y *j; } } else { y = y * y; } io.output( y i, y, dfeint(32)); } 30
Going to the wire: The next generation financial risk management platform
Going to the wire: The next generation financial risk management platform Ari Studnitzer, MD of Platform Development, CME Group Oskar Mencer, CEO and Founder, Maxeler CME Group CME Group is the world s
More informationSeeking Opportunities for Hardware Acceleration in Big Data Analytics
Seeking Opportunities for Hardware Acceleration in Big Data Analytics Paul Chow High-Performance Reconfigurable Computing Group Department of Electrical and Computer Engineering University of Toronto Who
More informationHigh-Level Synthesis for FPGA Designs
High-Level Synthesis for FPGA Designs BRINGING BRINGING YOU YOU THE THE NEXT NEXT LEVEL LEVEL IN IN EMBEDDED EMBEDDED DEVELOPMENT DEVELOPMENT Frank de Bont Trainer consultant Cereslaan 10b 5384 VT Heesch
More informationThe Click2NetFPGA Toolchain. Teemu Rinta-aho, Mika Karlstedt, Madhav P. Desai USENIX ATC 12, Boston, MA, 13 th of June, 2012
The Click2NetFPGA Toolchain Teemu Rinta-aho, Mika Karlstedt, Madhav P. Desai USENIX ATC 12, Boston, MA, 13 th of June, 2012 Click2NetFPGA We have explored the possibilities of High Level Synthesis (HLS)
More informationNeptune. A Domain Specific Language for Deploying HPC Software on Cloud Platforms. Chris Bunch Navraj Chohan Chandra Krintz Khawaja Shams
Neptune A Domain Specific Language for Deploying HPC Software on Cloud Platforms Chris Bunch Navraj Chohan Chandra Krintz Khawaja Shams ScienceCloud 2011 @ San Jose, CA June 8, 2011 Cloud Computing Three
More informationCFD Implementation with In-Socket FPGA Accelerators
CFD Implementation with In-Socket FPGA Accelerators Ivan Gonzalez UAM Team at DOVRES FuSim-E Programme Symposium: CFD on Future Architectures C 2 A 2 S 2 E DLR Braunschweig 14 th -15 th October 2009 Outline
More informationEchtzeittesten mit MathWorks leicht gemacht Simulink Real-Time Tobias Kuschmider Applikationsingenieur
Echtzeittesten mit MathWorks leicht gemacht Simulink Real-Time Tobias Kuschmider Applikationsingenieur 2015 The MathWorks, Inc. 1 Model-Based Design Continuous Verification and Validation Requirements
More informationXeon+FPGA Platform for the Data Center
Xeon+FPGA Platform for the Data Center ISCA/CARL 2015 PK Gupta, Director of Cloud Platform Technology, DCG/CPG Overview Data Center and Workloads Xeon+FPGA Accelerator Platform Applications and Eco-system
More informationHigh Performance Computing in CST STUDIO SUITE
High Performance Computing in CST STUDIO SUITE Felix Wolfheimer GPU Computing Performance Speedup 18 16 14 12 10 8 6 4 2 0 Promo offer for EUC participants: 25% discount for K40 cards Speedup of Solver
More informationHeterogeneous Cloud Computing:
Heterogeneous Cloud Computing: Adding Hardware and Networking Enhancements to Cloud Platforms Prof. Alexander Wolf Imperial College London http://www.doc.ic.ac.uk/~alw/ Goal: Programmable and Manageable
More informationFPGA-based MapReduce Framework for Machine Learning
FPGA-based MapReduce Framework for Machine Learning Bo WANG 1, Yi SHAN 1, Jing YAN 2, Yu WANG 1, Ningyi XU 2, Huangzhong YANG 1 1 Department of Electronic Engineering Tsinghua University, Beijing, China
More informationDatacenter Operating Systems
Datacenter Operating Systems CSE451 Simon Peter With thanks to Timothy Roscoe (ETH Zurich) Autumn 2015 This Lecture What s a datacenter Why datacenters Types of datacenters Hyperscale datacenters Major
More informationAccelerate Cloud Computing with the Xilinx Zynq SoC
X C E L L E N C E I N N E W A P P L I C AT I O N S Accelerate Cloud Computing with the Xilinx Zynq SoC A novel reconfigurable hardware accelerator speeds the processing of applications based on the MapReduce
More informationRIPL. An Image Processing DSL. Rob Stewart & Deepayan Bhowmik. 1st May, 2014. Heriot Watt University
RIPL An Image Processing DSL Rob Stewart & Deepayan Bhowmik Heriot Watt University 1st May, 2014 Image processing language Rathlin = + FPGA Motivation Application scenario FPGAs good fit for remote image
More informationCloud Computing through Virtualization and HPC technologies
Cloud Computing through Virtualization and HPC technologies William Lu, Ph.D. 1 Agenda Cloud Computing & HPC A Case of HPC Implementation Application Performance in VM Summary 2 Cloud Computing & HPC HPC
More informationWhy Computers Are Getting Slower (and what we can do about it) Rik van Riel Sr. Software Engineer, Red Hat
Why Computers Are Getting Slower (and what we can do about it) Rik van Riel Sr. Software Engineer, Red Hat Why Computers Are Getting Slower The traditional approach better performance Why computers are
More informationCReST Developers Guide
CReST Developers Guide John Cartlidge University of Bristol Last Modified: June 2012 This document is being periodically updated and is not complete. Documentation on the extending the code is required,
More informationExtending the Power of FPGAs. Salil Raje, Xilinx
Extending the Power of FPGAs Salil Raje, Xilinx Extending the Power of FPGAs The Journey has Begun Salil Raje Xilinx Corporate Vice President Software and IP Products Development Agenda The Evolution of
More informationExample-driven Interconnect Synthesis for Heterogeneous Coarse-Grain Reconfigurable Logic
Example-driven Interconnect Synthesis for Heterogeneous Coarse-Grain Reconfigurable Logic Clifford Wolf, Johann Glaser, Florian Schupfer, Jan Haase, Christoph Grimm Computer Technology /99 Overview Ultra-Low-Power
More informationAdonis Technical Requirements
Information Sheet Adonis Technical Requirements CONTENTS Contents... 1 Adonis Project Implementation... 1 Host Installation / Onboard Installation Full replication (LARGER Vessels):... 1 Onboard installation
More informationHigh-Density Network Flow Monitoring
Petr Velan petr.velan@cesnet.cz High-Density Network Flow Monitoring IM2015 12 May 2015, Ottawa Motivation What is high-density flow monitoring? Monitor high traffic in as little rack units as possible
More informationThe new frontier of the DATA acquisition using 1 and 10 Gb/s Ethernet links. Filippo Costa on behalf of the ALICE DAQ group
The new frontier of the DATA acquisition using 1 and 10 Gb/s Ethernet links Filippo Costa on behalf of the ALICE DAQ group DATE software 2 DATE (ALICE Data Acquisition and Test Environment) ALICE is a
More informationDualog Connection Suite Hardware and Software Requirements
Dualog Connection Suite Hardware and Software Requirements Author Kristian Olsen Date 29.Mar 2012 Description Revision Number 2.0 Environmental requirements and recommendations running Dualog Connection
More informationEffective Java Programming. efficient software development
Effective Java Programming efficient software development Structure efficient software development what is efficiency? development process profiling during development what determines the performance of
More informationCopyright 2013, Oracle and/or its affiliates. All rights reserved.
1 Oracle SPARC Server for Enterprise Computing Dr. Heiner Bauch Senior Account Architect 19. April 2013 2 The following is intended to outline our general product direction. It is intended for information
More informationFull and Para Virtualization
Full and Para Virtualization Dr. Sanjay P. Ahuja, Ph.D. 2010-14 FIS Distinguished Professor of Computer Science School of Computing, UNF x86 Hardware Virtualization The x86 architecture offers four levels
More informationFSMD and Gezel. Jan Madsen
FSMD and Gezel Jan Madsen Informatics and Mathematical Modeling Technical University of Denmark Richard Petersens Plads, Building 321 DK2800 Lyngby, Denmark jan@imm.dtu.dk Processors Pentium IV General-purpose
More informationEmbedded Software development Process and Tools: Lesson-4 Linking and Locating Software
Embedded Software development Process and Tools: Lesson-4 Linking and Locating Software 1 1. Linker 2 Linker Links the compiled codes of application software, object codes from library and OS kernel functions.
More informationSupercomputing: DataFlow vs. ControlFlow (Paradigm Shift in Both, Benchmarking Methodology and Programming Model)
Supercomputing: DataFlow vs. ControlFlow (Paradigm Shift in Both, Benchmarking Methodology and Programming Model) Introductory frame #1: Milutinovic, V., Salom, J., Trifunovic, N., and Valero, M. This
More informationEntwicklung und Testen von Robotischen Anwendungen mit MATLAB und Simulink Maximilian Apfelbeck, MathWorks
Entwicklung und Testen von Robotischen Anwendungen mit MATLAB und Simulink Maximilian Apfelbeck, MathWorks 2015 The MathWorks, Inc. 1 Robot Teleoperation IMU IMU V, W Control Device ROS-Node Turtlebot
More informationI/O virtualization. Jussi Hanhirova Aalto University, Helsinki, Finland jussi.hanhirova@aalto.fi. 2015-12-10 Hanhirova CS/Aalto
I/O virtualization Jussi Hanhirova Aalto University, Helsinki, Finland jussi.hanhirova@aalto.fi Outline Introduction IIoT Data streams on the fly processing Network packet processing in the virtualized
More informationMain Memory Data Warehouses
Main Memory Data Warehouses Robert Wrembel Poznan University of Technology Institute of Computing Science Robert.Wrembel@cs.put.poznan.pl www.cs.put.poznan.pl/rwrembel Lecture outline Teradata Data Warehouse
More informationCHAPTER FIVE RESULT ANALYSIS
CHAPTER FIVE RESULT ANALYSIS 5.1 Chapter Introduction 5.2 Discussion of Results 5.3 Performance Comparisons 5.4 Chapter Summary 61 5.1 Chapter Introduction This chapter outlines the results obtained from
More informationIBM Platform Computing Cloud Service Ready to use Platform LSF & Symphony clusters in the SoftLayer cloud
IBM Platform Computing Cloud Service Ready to use Platform LSF & Symphony clusters in the SoftLayer cloud February 25, 2014 1 Agenda v Mapping clients needs to cloud technologies v Addressing your pain
More informationProgramming models for heterogeneous computing. Manuel Ujaldón Nvidia CUDA Fellow and A/Prof. Computer Architecture Department University of Malaga
Programming models for heterogeneous computing Manuel Ujaldón Nvidia CUDA Fellow and A/Prof. Computer Architecture Department University of Malaga Talk outline [30 slides] 1. Introduction [5 slides] 2.
More information<Insert Picture Here> Oracle Database Support for Server Virtualization Updated December 7, 2009
Oracle Database Support for Server Virtualization Updated December 7, 2009 Support Policy Server virtualization software allows multiple operating system instances to run on the same
More informationFPGA Accelerator Virtualization in an OpenPOWER cloud. Fei Chen, Yonghua Lin IBM China Research Lab
FPGA Accelerator Virtualization in an OpenPOWER cloud Fei Chen, Yonghua Lin IBM China Research Lab Trend of Acceleration Technology Acceleration in Cloud is Taking Off Used FPGA to accelerate Bing search
More informationCOMPUTING. SharpStreamer Platform. 1U Video Transcode Acceleration Appliance
COMPUTING Preliminary Data Sheet SharpStreamer Platform 1U Video Transcode Acceleration Appliance The SharpStreamer 1U Platform enables high density voice and video processing in a 1U rack server appliance
More informationApplications to Computational Financial and GPU Computing. May 16th. Dr. Daniel Egloff +41 44 520 01 17 +41 79 430 03 61
F# Applications to Computational Financial and GPU Computing May 16th Dr. Daniel Egloff +41 44 520 01 17 +41 79 430 03 61 Today! Why care about F#? Just another fashion?! Three success stories! How Alea.cuBase
More informationBasics in Energy Information (& Communication) Systems Virtualization / Virtual Machines
Basics in Energy Information (& Communication) Systems Virtualization / Virtual Machines Dr. Johann Pohany, Virtualization Virtualization deals with extending or replacing an existing interface so as to
More informationPRIMERGY server-based High Performance Computing solutions
PRIMERGY server-based High Performance Computing solutions PreSales - May 2010 - HPC Revenue OS & Processor Type Increasing standardization with shift in HPC to x86 with 70% in 2008.. HPC revenue by operating
More informationExar. Optimizing Hadoop Is Bigger Better?? March 2013. sales@exar.com. Exar Corporation 48720 Kato Road Fremont, CA 510-668-7000. www.exar.
Exar Optimizing Hadoop Is Bigger Better?? sales@exar.com Exar Corporation 48720 Kato Road Fremont, CA 510-668-7000 March 2013 www.exar.com Section I: Exar Introduction Exar Corporate Overview Section II:
More informationBest Practises for LabVIEW FPGA Design Flow. uk.ni.com ireland.ni.com
Best Practises for LabVIEW FPGA Design Flow 1 Agenda Overall Application Design Flow Host, Real-Time and FPGA LabVIEW FPGA Architecture Development FPGA Design Flow Common FPGA Architectures Testing and
More informationPerformance tuning Xen
Performance tuning Xen Roger Pau Monné roger.pau@citrix.com Madrid 8th of November, 2013 Xen Architecture Control Domain NetBSD or Linux device model (qemu) Hardware Drivers toolstack netback blkback Paravirtualized
More informationIntroduction to Programmable Logic Devices. John Coughlan RAL Technology Department Detector & Electronics Division
Introduction to Programmable Logic Devices John Coughlan RAL Technology Department Detector & Electronics Division PPD Lectures Programmable Logic is Key Underlying Technology. First-Level and High-Level
More informationHP ProLiant Gen8 vs Gen9 Server Blades on Data Warehouse Workloads
HP ProLiant Gen8 vs Gen9 Server Blades on Data Warehouse Workloads Gen9 Servers give more performance per dollar for your investment. Executive Summary Information Technology (IT) organizations face increasing
More informationSEAIP 2009 Presentation
SEAIP 2009 Presentation By David Tan Chair of Yahoo! Hadoop SIG, 2008-2009,Singapore EXCO Member of SGF SIG Imperial College (UK), Institute of Fluid Science (Japan) & Chicago BOOTH GSB (USA) Alumni Email:
More informationUsing ModelSim, Matlab/Simulink and NS for Simulation of Distributed Systems
Using ModelSim, Matlab/Simulink and NS for Simulation of Distributed Systems U. Hatnik, S. Altmann Fraunhofer Gesellschaft EAS/ SDA 2004 8. September 2004 Outline Motivation Requirements Object Oriented
More informationFixed Price Website Load Testing
Fixed Price Website Load Testing Can your website handle the load? Don t be the last one to know. For as low as $4,500, and in many cases within one week, we can remotely load test your website and report
More informationQsys and IP Core Integration
Qsys and IP Core Integration Prof. David Lariviere Columbia University Spring 2014 Overview What are IP Cores? Altera Design Tools for using and integrating IP Cores Overview of various IP Core Interconnect
More informationHIGH PERFORMANCE BIG DATA ANALYTICS
HIGH PERFORMANCE BIG DATA ANALYTICS Kunle Olukotun Electrical Engineering and Computer Science Stanford University June 2, 2014 Explosion of Data Sources Sensors DoD is swimming in sensors and drowning
More informationPerformance Comparison of Fujitsu PRIMERGY and PRIMEPOWER Servers
WHITE PAPER FUJITSU PRIMERGY AND PRIMEPOWER SERVERS Performance Comparison of Fujitsu PRIMERGY and PRIMEPOWER Servers CHALLENGE Replace a Fujitsu PRIMEPOWER 2500 partition with a lower cost solution that
More informationHARNESS project: Managing Heterogeneous Compute Resources for a Cloud Platform
HARNESS project: Managing Heterogeneous Compute Resources for a Cloud Platform J. G. F. Coutinho 1, O. Pell 2, E. O Neill 3, P. Sanders 2, J. McGlone 3, P. Grigoras 1, W. Luk 1, and C. Ragusa 2 1 Imperial
More informationEli Levi Eli Levi holds B.Sc.EE from the Technion.Working as field application engineer for Systematics, Specializing in HDL design with MATLAB and
Eli Levi Eli Levi holds B.Sc.EE from the Technion.Working as field application engineer for Systematics, Specializing in HDL design with MATLAB and Simulink targeting ASIC/FGPA. Previously Worked as logic
More informationModeling a GPS Receiver Using SystemC
Modeling a GPS Receiver using SystemC Modeling a GPS Receiver Using SystemC Bernhard Niemann Reiner Büttner Martin Speitel http://www.iis.fhg.de http://www.iis.fhg.de/kursbuch/kurse/systemc.html The e
More informationThe Art of Virtualization with Free Software
Master on Free Software 2009/2010 {mvidal,jfcastro}@libresoft.es GSyC/Libresoft URJC April 24th, 2010 (cc) 2010. Some rights reserved. This work is licensed under a Creative Commons Attribution-Share Alike
More informationwu.cloud: Insights Gained from Operating a Private Cloud System
wu.cloud: Insights Gained from Operating a Private Cloud System Stefan Theußl, Institute for Statistics and Mathematics WU Wirtschaftsuniversität Wien March 23, 2011 1 / 14 Introduction In statistics we
More informationSchnell und effizient durch Automatische Codegenerierung
Schnell und effizient durch Automatische Codegenerierung Andreas Uschold MathWorks 2015 The MathWorks, Inc. 1 ITK Engineering Develops IEC 62304 Compliant Controller for Dental Drill Motor with Model-Based
More informationOpen Flow Controller and Switch Datasheet
Open Flow Controller and Switch Datasheet California State University Chico Alan Braithwaite Spring 2013 Block Diagram Figure 1. High Level Block Diagram The project will consist of a network development
More informationIntroduction to the NI Real-Time Hypervisor
Introduction to the NI Real-Time Hypervisor 1 Agenda 1) NI Real-Time Hypervisor overview 2) Basics of virtualization technology 3) Configuring and using Real-Time Hypervisor systems 4) Performance and
More informationHow To Design An Image Processing System On A Chip
RAPID PROTOTYPING PLATFORM FOR RECONFIGURABLE IMAGE PROCESSING B.Kovář 1, J. Kloub 1, J. Schier 1, A. Heřmánek 1, P. Zemčík 2, A. Herout 2 (1) Institute of Information Theory and Automation Academy of
More informationBig Data Functionality for Oracle 11 / 12 Using High Density Computing and Memory Centric DataBase (MCDB) Frequently Asked Questions
Big Data Functionality for Oracle 11 / 12 Using High Density Computing and Memory Centric DataBase (MCDB) Frequently Asked Questions Overview: SGI and FedCentric Technologies LLC are pleased to announce
More information9/14/2011 14.9.2011 8:38
Algorithms and Implementation Platforms for Wireless Communications TLT-9706/ TKT-9636 (Seminar Course) BASICS OF FIELD PROGRAMMABLE GATE ARRAYS Waqar Hussain firstname.lastname@tut.fi Department of Computer
More informationData Analytics at NERSC. Joaquin Correa JoaquinCorrea@lbl.gov NERSC Data and Analytics Services
Data Analytics at NERSC Joaquin Correa JoaquinCorrea@lbl.gov NERSC Data and Analytics Services NERSC User Meeting August, 2015 Data analytics at NERSC Science Applications Climate, Cosmology, Kbase, Materials,
More information21. Software Development Team
21. Software Development Team 21.1. Team members Kazuo MINAMI (Team Head) Masaaki TERAI (Research & Development Scientist) Atsuya UNO (Research & Development Scientist) Akiyoshi KURODA (Research & Development
More informationModule I-7410 Advanced Linux FS-11 Part1: Virtualization with KVM
Bern University of Applied Sciences Engineering and Information Technology Module I-7410 Advanced Linux FS-11 Part1: Virtualization with KVM By Franz Meyer Version 1.0 February 2011 Virtualization Architecture
More informationDigital Systems Design! Lecture 1 - Introduction!!
ECE 3401! Digital Systems Design! Lecture 1 - Introduction!! Course Basics Classes: Tu/Th 11-12:15, ITE 127 Instructor Mohammad Tehranipoor Office hours: T 1-2pm, or upon appointments @ ITE 441 Email:
More informationEmerging storage and HPC technologies to accelerate big data analytics Jerome Gaysse JG Consulting
Emerging storage and HPC technologies to accelerate big data analytics Jerome Gaysse JG Consulting Introduction Big Data Analytics needs: Low latency data access Fast computing Power efficiency Latest
More informationQoS & Traffic Management
QoS & Traffic Management Advanced Features for Managing Application Performance and Achieving End-to-End Quality of Service in Data Center and Cloud Computing Environments using Chelsio T4 Adapters Chelsio
More informationCloud Data Center Acceleration 2015
Cloud Data Center Acceleration 2015 Agenda! Computer & Storage Trends! Server and Storage System - Memory and Homogenous Architecture - Direct Attachment! Memory Trends! Acceleration Introduction! FPGA
More informationHPC performance applications on Virtual Clusters
Panagiotis Kritikakos EPCC, School of Physics & Astronomy, University of Edinburgh, Scotland - UK pkritika@epcc.ed.ac.uk 4 th IC-SCCE, Athens 7 th July 2010 This work investigates the performance of (Java)
More informationArchitectures and Platforms
Hardware/Software Codesign Arch&Platf. - 1 Architectures and Platforms 1. Architecture Selection: The Basic Trade-Offs 2. General Purpose vs. Application-Specific Processors 3. Processor Specialisation
More informationBringing Big Data Modelling into the Hands of Domain Experts
Bringing Big Data Modelling into the Hands of Domain Experts David Willingham Senior Application Engineer MathWorks david.willingham@mathworks.com.au 2015 The MathWorks, Inc. 1 Data is the sword of the
More informationAdvanced Techniques with Newton. Gerald Ragghianti Advanced Newton workshop Sept. 22, 2011
Advanced Techniques with Newton Gerald Ragghianti Advanced Newton workshop Sept. 22, 2011 Workshop Goals Gain independence Executing your work Finding Information Fixing Problems Optimizing Effectiveness
More informationSGI High Performance Computing
SGI High Performance Computing Accelerate time to discovery, innovation, and profitability 2014 SGI SGI Company Proprietary 1 Typical Use Cases for SGI HPC Products Large scale-out, distributed memory
More informationImplementation of Web-Server Using Altera DE2-70 FPGA Development Kit
1 Implementation of Web-Server Using Altera DE2-70 FPGA Development Kit A THESIS SUBMITTED IN PARTIAL FULFILLMENT OF THE REQUIREMENT OF FOR THE DEGREE IN Bachelor of Technology In Electronics and Communication
More informationScaling Graphite Installations
Scaling Graphite Installations Graphite basics Graphite is a web based Graphing program for time series data series plots. Written in Python Consists of multiple separate daemons Has it's own storage backend
More informationAgenda. Michele Taliercio, Il circuito Integrato, Novembre 2001
Agenda Introduzione Il mercato Dal circuito integrato al System on a Chip (SoC) La progettazione di un SoC La tecnologia Una fabbrica di circuiti integrati 28 How to handle complexity G The engineering
More informationCover. WinCC/Server Virtualization. WinCC. Technical Information April 2011. Applications & Tools. Answers for Industry.
Cover / Virtualization Technical Information April 2011 Applications & Tools Answers for Industry. Industry Automation and Drive Technologies Service & Support Portal This article is taken from the Service
More informationPaolo Costa costa@imperial.ac.uk
joint work with Ant Rowstron, Austin Donnelly, and Greg O Shea (MSR Cambridge) Hussam Abu-Libdeh, Simon Schubert (Interns) Paolo Costa costa@imperial.ac.uk Paolo Costa CamCube - Rethinking the Data Center
More informationBlueprints for Scalable IBM Spectrum Protect (TSM) Disk-based Backup Solutions
Blueprints for Scalable IBM Spectrum Protect (TSM) Disk-based Backup Solutions Jason Basler Software Test Architect IBM Technical University/Symposia materials may not be reproduced in whole or in part
More informationMulticore Parallel Computing with OpenMP
Multicore Parallel Computing with OpenMP Tan Chee Chiang (SVU/Academic Computing, Computer Centre) 1. OpenMP Programming The death of OpenMP was anticipated when cluster systems rapidly replaced large
More informationEmbedded Systems: map to FPGA, GPU, CPU?
Embedded Systems: map to FPGA, GPU, CPU? Jos van Eijndhoven jos@vectorfabrics.com Bits&Chips Embedded systems Nov 7, 2013 # of transistors Moore s law versus Amdahl s law Computational Capacity Hardware
More informationDigitale Signalverarbeitung mit FPGA (DSF) Soft Core Prozessor NIOS II Stand Mai 2007. Jens Onno Krah
(DSF) Soft Core Prozessor NIOS II Stand Mai 2007 Jens Onno Krah Cologne University of Applied Sciences www.fh-koeln.de jens_onno.krah@fh-koeln.de NIOS II 1 1 What is Nios II? Altera s Second Generation
More informationAn Introduction to Parallel Computing/ Programming
An Introduction to Parallel Computing/ Programming Vicky Papadopoulou Lesta Astrophysics and High Performance Computing Research Group (http://ahpc.euc.ac.cy) Dep. of Computer Science and Engineering European
More informationIT Business Management System Requirements Guide
IT Business Management System Requirements Guide IT Business Management 8.0 This document supports the version of each product listed and supports all subsequent versions until the document is replaced
More informationCopyright 2012, Oracle and/or its affiliates. All rights reserved.
1 Oracle Big Data Appliance Releases 2.5 and 3.0 Ralf Lange Global ISV & OEM Sales Agenda Quick Overview on BDA and its Positioning Product Details and Updates Security and Encryption New Hadoop Versions
More informationAchieving Nanosecond Latency Between Applications with IPC Shared Memory Messaging
Achieving Nanosecond Latency Between Applications with IPC Shared Memory Messaging In some markets and scenarios where competitive advantage is all about speed, speed is measured in micro- and even nano-seconds.
More informationFastboot Techniques for x86 Architectures. Marcus Bortel Field Application Engineer QNX Software Systems
Fastboot Techniques for x86 Architectures Marcus Bortel Field Application Engineer QNX Software Systems Agenda Introduction BIOS and BIOS boot time Fastboot versus BIOS? Fastboot time Customizing the boot
More informationNetworking Virtualization Using FPGAs
Networking Virtualization Using FPGAs Russell Tessier, Deepak Unnikrishnan, Dong Yin, and Lixin Gao Reconfigurable Computing Group Department of Electrical and Computer Engineering University of Massachusetts,
More informationVocera Voice 4.3 and 4.4 Server Sizing Matrix
Vocera Voice 4.3 and 4.4 Server Sizing Matrix Vocera Server Recommended Configuration Guidelines Maximum Simultaneous Users 450 5,000 Sites Single Site or Multiple Sites Requires Multiple Sites Entities
More informationExpress5800 Scalable Enterprise Server Reference Architecture. For NEC PCIe SSD Appliance for Microsoft SQL Server
Express5800 Scalable Enterprise Server Reference Architecture For NEC PCIe SSD Appliance for Microsoft SQL Server An appliance that significantly improves performance of enterprise systems and large-scale
More informationHardware-accelerated Text Analytics
R. Polig, K. Atasu, C. Hagleitner IBM Research Zurich L. Chiticariu, F. Reiss, H. Zhu IBM Research Almaden P. Hofstee IBM Research Austin Outline Introduction & background SystemT text analytics software
More informationElemental functions: Writing data-parallel code in C/C++ using Intel Cilk Plus
Elemental functions: Writing data-parallel code in C/C++ using Intel Cilk Plus A simple C/C++ language extension construct for data parallel operations Robert Geva robert.geva@intel.com Introduction Intel
More informationWhite Paper. Recording Server Virtualization
White Paper Recording Server Virtualization Prepared by: Mike Sherwood, Senior Solutions Engineer Milestone Systems 23 March 2011 Table of Contents Introduction... 3 Target audience and white paper purpose...
More informationTableau Server 7.0 scalability
Tableau Server 7.0 scalability February 2012 p2 Executive summary In January 2012, we performed scalability tests on Tableau Server to help our customers plan for large deployments. We tested three different
More informationCSC230 Getting Starting in C. Tyler Bletsch
CSC230 Getting Starting in C Tyler Bletsch What is C? The language of UNIX Procedural language (no classes) Low-level access to memory Easy to map to machine language Not much run-time stuff needed Surprisingly
More information#OpenPOWERSummit. Join the conversation at #OpenPOWERSummit 1
XLC/C++ and GPU Programming on Power Systems Kelvin Li, Kit Barton, John Keenleyside IBM {kli, kbarton, keenley}@ca.ibm.com John Ashley NVIDIA jashley@nvidia.com #OpenPOWERSummit Join the conversation
More informationNews and trends in Data Warehouse Automation, Big Data and BI. Johan Hendrickx & Dirk Vermeiren
News and trends in Data Warehouse Automation, Big Data and BI Johan Hendrickx & Dirk Vermeiren Extreme Agility from Source to Analysis DWH Appliances & DWH Automation Typical Architecture 3 What Business
More informationPyMTL and Pydgin Tutorial. Python Frameworks for Highly Productive Computer Architecture Research
PyMTL and Pydgin Tutorial Python Frameworks for Highly Productive Computer Architecture Research Derek Lockhart, Berkin Ilbeyi, Christopher Batten Computer Systems Laboratory School of Electrical and Computer
More information