AGGA-4: core device for GNSS space receivers of this decade
|
|
|
- Luke Bell
- 9 years ago
- Views:
Transcription
1 AGGA-4: core device for GNSS space receivers of this decade J. Roselló, P. Silvestrin * G. Lopez Risueño, R. Weigand, J.V. Perelló ++ * Earth Observation Programme Directorate ++ Technical and Quality Management Directorate ESA/ESTEC, 2200AG Noordwijk, Netherlands Josep.Rosello@, Pierluigi.Silvestrin@, GLopezRi@, Roland.Weigand@, jperello@ Jens Heim, Isaac Tejerina EADS Astrium GmbH Department ASE Munich, Germany [email protected] [email protected] Abstract This paper presents the key elements of the next generation of miniaturised GNSS space receivers compatible with the new and improved GNSS signals from Galileo and modernized GPS. A quick review of applications like Precise Orbit Determination (POD) and Radio Occultation (RO) is provided together with the performance achieved in current satellites like MetOp and GOCE and that expected in future ESA satellites. The key architectural building blocks of future GNSS space receivers are presented, with special focus on the AGGA-4 (Advanced GPS / Galileo ASIC) baseband GNSS processor and, to a lesser extent, on programmable RF ASICs. These components, in combination with new features of the new GNSS signals, will bring a significant improvement with respect to their predecessors (e.g. AGGA-2) not only in terms of system robustness but also regarding miniaturization, which eventually could enable to have more GNSS space instruments in a larger number of EO satellites. Keywords: AGGA-4, GNSS space receivers, POD, Radio Occultation, Earth Observation, Galileo, Modernized GPS I. INTRODUCTION In the 1980 s, Global Navigation Satellite System (GNSS) techniques were demonstrated also for satellites in support to orbit determination and Earth science applications. The success of GNSS space receivers for orbit determination did not come as a surprise since GNSS complements and outperforms ground-based orbit determination techniques thanks to continuous on-board availability of ranging measurements of very high accuracy with small hardware mass and power budgets. Precise Orbit Determination (POD) of Low Earth Orbit (LEO) satellites is possible at a few centimetres level and supports Earth science applications like altimetry, global geodesy, relative positioning between satellites, Radio Occultation (RO) or GNSS-Reflectometry (GNSS-R). RO applications require not only POD support, but also some specific GNSS instrumentation. On-board carrier phase measurements, like for the most precise POD receivers, are required, but due to the very low signal to noise (SNR), also some additional support (e.g. directive antennas, open-loop tracking techniques, etc.) is needed for RO. GNSS-R has even more specific processing requirements for the elaboration of delay-doppler maps, which implies that a very specific type of receiver is required, which is out of the scope of this paper. RO GNSS Tx POD EARTH RO GNSS Tx Figure 1. Geometry of GNSS space receivers Section II presents more in detail the kind of requirements, mainly for POD applications, that will apply to future ESA missions. Section III introduces the architecture of future GNSS space receivers, prior to the presentation in section IV of the AGGA-4 GNSS baseband processor, which features a large number of GNSS channels and a micro-processor (LEON-2 FT) embedded on-chip. Section V briefly presents the main issues that future GNSS receivers face in the RF area. Section VI shows the impact that the availability of new and improved GNSS signals from new constellations like Galileo or modernized GPS will have on GNSS space receivers for Earth Observation. Finally, section VII presents the conclusions. II. EO APPLICATIONS USING GNSS SPACE RECEIVERS As anticipated above, POD in support to scientific applications is the main usage of GNSS receivers. From the numbers of TABLE I., it is important to note the following points: POD is less accurate in real-time (RT) than if data is processed over a few hours or days. The most accurate POD solution can be retrieved after several days because in on-ground post processing for example the clock errors of the GNSS transmitters can be corrected (e.g. using data from the International GNSS Service IGS- networks) or longer arcs of the LEO orbit are considered in the (reduced) dynamic solution [3]. the most stringent RT positioning requirement comes from missions like GMES Sentinel-3. Radar altimetry
2 TABLE I. Mission requires real-time knowledge of the radial position (to < 3 m rms in Real Time) in order to adjust the timing when the measurement echo should be sampled. In non-real time, the most stringent requirement comes from GOCE (2 cm rms) and again from the Sentinel-3 (2 cm rms in the radial direction). The GOCE performance has been demonstrated in flight at very low altitude (255 km) [4]. Radio Occultation in Metop-GRAS has the most stringent requirement in velocity accuracy (0.1 mm/s) in the along direction. other missions not reported above may require POD with accuracies well above 10 cm. We will see in section III which key system parameters (e.g. number of bands) can be relaxed in future GNSS receivers at the expense of, for example, accuracy requirements. GOCE (launched in 2009) EXAMPLE OF REQUIREMENTS IN ORBIT DETERMINATION FOR ESA MISSIONS. Real Time Non Real Time Non Time Critical (RT) (1-3h) (1 month) < 50 cm rms < 2cm rms (requirement) (achieved, [4]) < 10 cm rms Swarm Sentinel-1 SAR 10 m. 3 5 cm rms (interferometry) xyz Sentinel-3 3 m. rms 8 cm rms 2 cm rms (Altimetry) (radial) (radial) (radial) MetOp-GRAS (Radio Occultation) (launched in 2006) 0.1 mm/s (velocity along) (achieved) It is beyond the scope of this paper to detail the definition of a GNSS Radio Occultation and related parameters like observations per day, maximum impact height, or bending angle accuracy, which depend on the performance of the receiver but also on the ground post-processing. For this, see for example the MetOp Second Generation SRRD (Space Mission Requirements Document) [5]. III. FUTURE GNSS RECEIVERS ARCHITECTURE OVERVIEW Our vision regarding future GNSS space receivers for POD and RO is summarised in Figure 2., which shows three key blocks in the GNSS receiver: the antenna, the RF chain and the baseband processing based on AGGA-4. Antenna Rx RF down conversion 2 frequencies: L1 - L5 AD conversion Power Level Synch. 4 input modules FFT module AGGA-4 Digital 36 Channels Beam forming + Aiding Units interfaces LEON processor O/B computer or EGSE Memory SpaceWire / UART / Mil-Std 1553 Figure 2. Module of the next generation of GNSS receivers (Rx) Key architectural trade-offs in the design of a GNSS space receiver, that have a substantial impact on performance and complexity, are: number of frequency bands: two bands allow for compensation of ionospheric delays and result in subdecimeter accuracy at the expense of additional RF chains and complexity in the software to be implemented. Currently, the preferred bands are L1 and L2, but in the future it is expected that L1/E1bc and L5 / E5a will be the chosen bands because most of the new GNSS constellations offer open signals at these frequencies that can be processed with the same hardware and because of the increased signal bandwidth on L5/E5a. Three GNSS frequencies close to each other will not bring benefits for ionospheric corrections. acquisition timing: cold start, warm start or hot start differ in the a priori knowledge of several parameters like almanac, PVT solution, etc. and result in slower or faster acquisition, at the expense of software complexity. In RO with very low SNR, as shown for example in [6]), all kind of optimizations are needed at the expense of higher complexity, such as o High gain directive antennas o use of open loop tracking processing techniques when closed loop is no more possible, resulting in for example more observations or longer measurements in lower troposphere heights Although nor related to low SNR, in RO it is also important to have high performance of the RF Front End with short term stability of the receiver through the use of ultra stable oscillators (USO) with very low phase noise and clock drift. The choice of the number of bands is crucial, although accuracies just below 10 cm can be achieved with just singlefrequency techniques like GRAPHIC [7] that combine code and carrier measurement to eliminate the ionospheric perturbations, thanks to the opposite change of group and phase velocity in an ionized medium. Besides technical aspects, programmatic aspects like the common procurement policy adopted for all Sentinels 1, 2 and 3 play a role. In the particular case of the Sentinels, it implies that the highest required performance (i.e. Sentinel-3) defines the way for the rest. The Sentinel GNSS receivers will be based on dual-frequency, carrier measurements and warm start up even if for example Sentinel-2 could do with just single frequency. IV. BASEBAND GNSS PROCESSOR: AGGA-4 A. Building up from AGGA-2 The development of the first AGGA (Advanced GPS/Galileo ASIC) device was initiated within ESA s Earth Observation Preparatory Programme (EOPP) in order to support the Earth observation applications of navigation
3 signals. After prototyping iterations, the flight component known as AGGA-2 was manufactured as the Atmel product T7905E [2]. The AGGA-2 is a space-qualified digital integrated circuit providing all the high-speed digital signal processing functionality for GNSS EO applications and includes novel techniques for which international patents were assigned to the Agency. AGGA-2 is available to all European space industries and is flying or will fly in a large number of ESA missions (e.g. Metop-GRAS for RO, GOCE, Swarm, EarthCare, GMES Sentinels 1, 2, 3 for POD) and non-esa missions (e.g. Radarsat-2, Cosmo-Skymed for POD, Oceansat2-ROSA for RO). The need for a new generation of AGGA (AGGA-4) was driven by: the understanding of the processing functionality that is optimal for atmospheric sounding, in particular through the development and exploitation of the GRAS instrument in MetOp new requirements regarding geodetic-quality receivers (e.g. for GMES Sentinel of second generation). enhanced GNSS signals from a larger number of GNSS systems (GPS / Galileo / Glonass/ Compass) calling for extra functionality (e.g. memory codes, BOC modulation, secondary codes, pilot and data components) in the signal processing. advances in space ASIC technology that allow on-chip integration of much more functionality than for AGGA-2 TABLE III. lists the most interesting features that AGGA-4 offers with respect to AGGA-2. Figure 3. provides an overall view of the AGGA-4 functionality, where the AGGA-4 GNSS Core represents the most important block of the device. B. AGGA-4 GNSS core As shown in Figure 4., the Channel Matrix in the GNSS Core includes 36 (target) highly configurable single-frequency (SF) / double code GNSS channels. 36 SF channels correspond to 18 dual-frequency (DF) channels. Each SF channel includes: Double-code generators: the Linear Feedback Shift Register (LFSR) is needed to generate very long codes (e.g. for L2CL with 767,250 chips), whereas the memory-based generator is needed for very specific signals like E1bc. In addition, secondary code and BOC modulation capabilities are included. This very flexible architecture allows processing of any known GNSS open service signals in just one SF channel for both signal components (data/pilot), as indicated in TABLE II. code and carrier loop aiding in each channel to support the high but predictable range dynamics experienced by Low Earth Orbit (LEO) satellites and launchers. Typically the aiding frequencies are computed immediately after a new navigation solution has become available, either at each Measurement Epoch (ME) or at each Pulse Per Second (PPS) event. optimized signal raw sampling or retrieval of observables via Direct Memory Access (DMA) at the output of the correlators, which is useful for example for RO applications in open loop tracking a code delay unit with two configurable delay lines, which allow the tracking of double-component (pilot/data) signals in one channel five complex (I/Q) code correlators (Early-Early, Early, Puctual, Late, Late-Late ), which is important for the processing of BOC (Binary Offset Code) signals. ten (5I, 5Q) 29 bit integration accumulators. In order to reduce the gate count per channel, and maximise the number of channels, AGGA-4 does not support: code generation of Multiplex BOC (MBOC) signals in the form of Time MBOC (TMBOC) or Composite BOC (CBOC): MBOC signals can still be processed with the BOC codes generated by AGGA-4 at the expense of roughly 1dB loss in code phase tracking sensitivity, which is acceptable. E5 AltBoc is not necessary given the rather reduced multipath present on spacecraft. Instead, AGGA-4 allows the processing of E5a and E5b in separate SF channels with negligible performance loss Galileo PRS (Public Regulated Service), Galileo CS (Commercial Service) and Galileo SoL (Safety of Life Service) are not important for EO applications as long as at least two frequencies are available in Open Service (OS) per constellation, as is the case for Galileo and modernized GPS. Semi-codeless processing capabilities (e.g. generation of P-code, or second integration stage). The removal of the semi-codeless processing, which is present in AGGA-2, is largely compensated by the increased number of new GNSS signals available in AGGA-4. Like in AGGA-2, all the channels in the AGGA-4 Channel Matrix share one Antenna Switch Controller (ASC) to support four antennas in attitude determination and a Time Base Generator (TBG). The TBG produces the Measurement Epoch (ME) strobe, the Pulse-per-Second (PPS) strobe for synchronising external equipment, and the Epoch Clock (EC). It also provides the Instrument Measurement Time (IMT) counter. It is possible to select between an internally generated ME signal and an external input, which allows slaving of multiple AGGA-4 s, hence increasing the number of available channels if needed. AGGA-4 provides four slaveable input modules that support multiple input formats at baseband (complex format) and intermediate frequency (real format) at sampling frequencies up to 250 MHz (target). Each input module contains two Digital DownConverters (DDC) chains allowing to process up to eight GNSS bands at a time. Implementation losses are reduced through pre-processing (I/Q mixer, FIR decimation, and re-quantisation) which also converts all input formats into a common 3-bit I and 3-bit Q output format. The
4 front-end also provides Power Level Control functionality, including Digital to Analogue (DAC) conversion to support Automatic Gain Control (AGC). Each of the two digital beam-forming (DBF) modules performs digital phase shifting and combination of two antenna signals prior to the channel correlations. In total, the two DBF modules can process the inputs from up to four antennas. C. Other modules and interfaces in AGGA-4 As shown in Figure 3., the GNSS Core and other AGGA-4 modules access memory by direct memory access (DMA) via the AMBA (Advanced Microcontroller Bus Architecture) High-performance Bus (). Data is shared through and AMBA Peripheral Bus (APB). Frequency estimation during acquisition is supported by a 128 point hardware FFT module (see Figure 3). The FFT could be implemented in software, but the FFT results under high dynamic conditions may be outdated before they can be applied. Furthermore, if done in software, there is a risk of overloading the LEON-2 CPU for the 36 channels of AGGA-4. AGGA-4 includes on-chip the LEON-2 FT (Fault Tolerant) processor based on the SPARC V8 standard. The LEON-2 processor and periphery consist of a cache sub-system, a memory controller, interrupt controller (see Figure 3. with GIC: GNSS Interrupt Controller; CIC: Communication Interrupt Controller and PIC: Primary Interrupt Controller), four 32-bit timers, one 32-bit watchdog, bus status register, a write protection unit, watch point registers, a 32-bit I/O-port and an extended reset detection section. In addition, it is supported by a IEEE-754 compliant Floating Point Unit (GRFPU) from Gaisler Research. Target frequency for the LEON-2 is at least 80 MHz. The main AGGA-4 external interfaces are: two DMA capable UARTs SpaceWire interfaces: AGGA-4 has four bidirectional SpaceWire interfaces implemented with single-ended IO s (no LVDS) for general communication purposes (e.g. connection to EGSE, booting, extracting observables, etc), at a rate per link related to the LEON-2 clock Mil-Std-1553 bus External SRAM memory interface with the on-chip LEON-2 FT microprocessor Debug Support Unit (DSU) with debug Interface (UART and Spacewire) Serial Peripheral Interface (SPI) for communicating e.g. with RF Front End D. FPGA verification and ASIC manufacturing A very extensive functional validation through the use of an FPGA prototype has been carried out by RUAG Space Austria under ESA contract. This FPGA is based on the VHDL design provided by Astrium GmbH and includes exactly the functionality of the final ASIC with the sole exception of implementing only 4 GNSS channels, as opposed to the 36 channels in the ASIC. This testing campaign has been carried out in different stages: e.g. block level testing using specific synthesized inputs, and also system testing during the 3rd quarter of 2010 using multiple Galileo and modernized GPS signals generated by the Spirent simulator at the ESA/ESTEC Navigation Laboratory. In addition, Deimos Engenharia (Portugal) has also performed a valuable, though reduced, independent verification campaign on the FPGA prototype. This VHDL design will be used to manufacture the final AGGA-4 ASIC with approximately 4.5 Mgates under Atmel ATC18RHA 0.18 m technology. The assumed package is an MQFP package with 352 pins. The first samples of the AGGA- 4 ASIC components are expected to become available in 4Q for the whole European space industry under equal conditions, as it was the case in AGGA-2. V. RF CHAIN AND ANTENNAS IN GNSS RECEIVERS The RF chain performance is a very important part for the overall performance of the GNSS receiver. This is particularly true for Radio Occultation (RO) applications, where parameters like phase noise, local oscillator stability and clock coherency with multi-frequency plans based on integer ratios between the different domains (e.g. digital, intermediate frequency, carrier) and components serving the relevant bands (L1, L2 or L5), are crucial to the observation science. Stringent out-of-band filtering requirements are also required due to emitted signals close to the GNSS spectrum (e.g. Search and Rescue S&R on-board payload) or due to ground interference in the L-band. New technology can also be used to improve the receiver frontend. Specifically, very low noise amplifiers (LNA), integrated close to the antenna when no S&R payload is considered, can be used to improve the receiver system noise, which allows improving SNR. Quantization losses will also be lower in future receivers: e.g. from 0.55 db with 2-bit ADCs for AGGA-2 to 0.17 db with 3-bit ADCs for AGGA-4. Performance requirements are less stringent for POD applications than for RO, nevertheless improvements made for RO will also benefit POD. Requirements on signal quality and industrial reproducibility imply the replacement of earlier approaches based on a large number of discrete components by dedicated and more integrated devices like the Saphyrion (former Nemerix) chipset (i.e. NJ10x7 for RF down-conversion and NJ10x8 for ADC, as shown in Figure 2. ), which were developed under ESA contracts. These devices are programmable and capable of processing all the relevant public GNSS bands (e.g. L1 and L2C in the coming 5 years, and later L1/E1bc and L5/E5a). Qualification of this kind of devices combining wideband analogue and digital capabilities is complex given the low number of components used in the space business. For these reasons, there is a strong need that the next generation of these RF ASICs can be used in as many EO GNSS applications as possible, namely POD, RO and GNSS- Reflectometry, with the expected performance of the most demanding of them (i.e. RO). If this objective is fulfilled, the same miniaturized hardware modules shown in Figure 2. could be used many more times, hence reducing costs, and enabling their possible use in a larger number of satellites.
5 Antenna gain is not critical for POD applications in a LEO geometry (see Figure 1. ) although precautions have to be taken into account for example to minimize multipath. Antenna gain is much more important for RO applications, however the rather large wavelength (around 25 cm at L5) imposes a serious constraint on the antenna size (e.g. 86 x 46 cm in Metop- GRAS) required to achieve the expected gain (e.g. 9 db at 45 degree azimuth angle) that can only be slightly improved with new technology. VI. NEW GNSS SIGNALS AND CONSTELLATIONS In the 2010 decade new GNSS signals will be available not only from an enlarged set of systems (e.g. modernized GPS, Galileo, Glonass, Beidou), but also with new characteristics that will make on-board processing better performing. Here below we provide a list of the most interesting features for future GNSS receivers. Higher number of available signals: more robustness with errors easier to detect and correct, as well as more science observations (e.g. in RO). It seems unlikely that much better accuracy can be achieved for POD applications with respect to the cm-level performance of today, due to the dominance of external errors. At least two open service frequencies available per constellation: no more need for semi-codeless processing at low SNR, which resulted in significant losses and loss-of-track. This allows a simplification of the receiver and improves the tracking limits with the two frequencies under unfavorable conditions (e.g. when observing the lowest layers of the troposphere in a RO). Pilot components in new GNSS signals: this will allow to extend the integration time (i.e. no need for navigation bit wiping) and brings robustness, less loss of track and increased receiver sensitivity under lower SNR conditions. Given the interest in EO applications for carrier measurements, the availability of pilot components is very promising. Higher signal power levels (e.g. 1 db) and higher bandwidths (e.g. 10 MHz), resulting in more accurate code measurements, but only slight improvements in carrier measurements. Under very low SNR in RO, carrier tracking is often lost, so having better code measurements will be beneficial to new retrieval algorithms. secondary codes will bring robustness regarding interference, "lengthen" the spreading code that will result in better autocorrelation function peak while still allowing a fast acquisition. BOC modulations, together with higher chip rates and bandwidths, will provide higher robustness against multipath, though this is not the most severe problem in spacecraft. Nevertheless, they may open new possibilities for example for GNSS-based attitude determination. Overall, the implication of the new GNSS signals for the receiver are: a possible slight relaxation of antenna requirements. more and newer frequency plans for the RF part with the introduction of the new L5 frequencies and with higher bandwidths, asking for more flexibility in the components. more digital processing, as shown above with AGGA- 4, with many more channels and more digital functions (e.g. sampling at intermediate frequency and digital final down conversion, carrier and code aiding, etc). Flexibility to ensure compatibility with a larger number of GNSS signals also implies large complexity: e.g. in AGGA-4, LFSR and memorybased code generators as well as code and carrier aiding are implemented in hardware in each GNSS channel. different software: simpler in one side because no codeless processing or bit wiping will be needed, but on the other side more complex due to the larger amount of available signals and also to the possible need to synchronise different constellations. In short, it is expected that the new GNSS signals will bring higher robustness and similar accuracy in the next generation of GNSS space receivers for POD. Under very low SNR in RO, there is a potential accuracy improvement because the losses in semi-codeless processing will not be present and thanks to pilot signals. In addition, the higher code bandwidths could help when only code tracking is possible. The Agency is preparing the field by developing new and more versatile components like AGGA-4 and programmable RF Front-End ASICs. Activities to develop Engineering Models of the next generation of GNSS space receivers will follow the near availability of those components. VII. CONCLUSIONS POD by post-processing on-ground, in support of scientific applications like altimetry, global geodesy, relative positioning of satellites or Radio Occultation, is well consolidated. Accuracies around 2 cm rms have been proven, also for very low altitude (255 km) in the first ESA Earth Explorer: GOCE [4]. The radar altimeter of Sentinel-3 has the most demanding performance requirements of the near-future ESA satellites and is expected to impose a standard for all other ESA missions, also in terms of POD and real-time navigation. Radio Occultation is a successful technique for the derivation of vertical profiles of temperature in the atmosphere as well as humidity in the lower troposphere. The high performance of the Metop-GRAS instrument over other RO instruments proves the importance of low noise instrumentation, large antenna gains and high quality ultra stable oscillators (USO) in combination with innovative processing techniques (e.g. open loop models). The baseband processor AGGA-2 was instrumental for these achievements. AGGA-2 is widely used not only on ESA missions. The next generation, AGGA-4, will be compatible
6 with the new GNSS signals, which in itself will bring significant improvements in robustness (e.g. less loss of track) thanks to the many more signals available and also to some of their features, pilot carriers being probably the greatest performance enhancer for applications requiring carrier phase measurements like RO. AGGA-4 supports many more GNSS channels (target 36) and includes more functionality on-chip (e.g. aiding unit per channel, LEON2-FT micro-processor onchip, etc). As with AGGA-2, AGGA-4 will be made available to all European space industry in 4Q-2011 on equal basis. The RF chain is also undergoing upgrades with better performance (e.g. higher bandwidth, less noise and clock coherency) and miniaturization through programmable integrated RF devices like the Saphyrion chipset. The development of these devices (AGGA-4 and new RF ASICs) will be soon complemented with more development activities at GNSS space receiver level. Miniaturization of the devices and overall receiver should also enable the possibility to use more and cheaper GNSS space receivers, also for scientific applications, in a larger number of EO satellites. ACKNOWLEDGMENT The ESA authors wish to thank the entire development team at Astrium GmbH for the optimisations introduced in the design of AGGA-4. In addition, we acknowledge the contributions made by Ruag Space Austria in the AGGA-4 specifications and in the validation of the AGGA-4 FPGA prototype. REFERENCES [1] P. Silvestrin, R. Bagge, M Bonnedal, A. Carlstrom, J. Christensen, M. Hagg, T. Lindgren, F. Zangerl, Spaceborne GNSS Radio Occultation Instrumentation for Operational Applications, ION 2000 conference [2] T7905E [AGGA-2], Rad Tolerant GPS/GLONASS ASIC User s Manual ftp://ftp.estec.esa.nl/pub/vhdl/doc/t7905e.pdf [3] O. Montenbruck, T. van Helleputte, R. Kroes and E. Gill, Reduced Dynamic Orbit Determination Using GPS Code and Carrier Measurements, Aerospace Science and Technology 9/3, (2005). [4] P. Visser et al., Rapid and Precise Orbit Determination for the GOCE Satellite, presented in June-2010 in the ESA Living Planet Symposium in Bergen, Norway [5] MetOp Space System Requirements Document (SSRD), MOS-RS-ESA- SY-0001, 02 August 2010 [6] C. Marquardt, Y. Andres, A. von Engeln, F. Sancho, Carrier Phase and Bending Angle Noise in CHAMP, GRACE, COSMIC and GRAS data, COSMIC Workshop Oct 2009, Boulder, USA [7] D. Svehla, D. Escobar, M. Otten, J. Dow, GPS Single Frequency Precise Orbit Determination of LEO Satellites with Cm-Level Accuracy, 38th COSPAR Scientific Assembly, July 2010, Bremen, Germany TABLE II. MODERNIZED GPS AND GALILEO SIGNALS AND POSSIBLE AGGA-4 CONFIGURATION Band Freq. (MHz) Compo nent Code Rate (Mcps) Primary code length (chips) Secondary code length (chips) Symbol/ Data Rate sps / (bps) Modulation in AGGA-4 LFSR/ Memory (config. AGGA4) AGGA4 nb. channels E E1 B ,092 No 250/125 BOC(1,1) Memory E1 C , Pilot BOC(1,1) Memory 1 SF E5a (E5b) E5a-I (E5b-I) ( ) E5a-Q (E5b-Q) ,230 10, (4) 100 (20) 50/25 (250/125) Pilot BPSK(10) BPSK(10) LFSR Memory 1 SF L1c L1Cd ,230 No 100/50 BOC(1,1) Memory 1 SF L1Cp , Pilot BOC(1,1) Memory 1 SF L L1 C/A ,023 No 50 BPSK(1) LFSR 1 SF L2C L2CM ,230 No 50/25 BPSK(0.5) Memory L2CL ,250 No Pilot BPSK(0.5) LFSR 1 SF L L5-I , /50 BPSK(10) LFSR L5-Q , Pilot BPSK(10) Memory 1 SF
7 AGGA-4 LEON config GPIO GPIO I/F UART / SpaceWire Debug comm. link Trace buffer Debug Support Unit Gaisler FPU LEON2FT IU I-Cache D-Cache Status write protect Arbiter/ Decoder TIMERs Watchdog CIC PIC SPI SPI I/F SRAM PROM IO SDRAM Mem Ctrl A H B APB APB DMA DMA DMA DMA DMA SpaceWire MIL-Bus 1553 UARTs CRC FFT AGGA-4 GNSS core & GIC 36 SpaceWire I/F MIL-Bus I/F UART I/F GNSS Signal I/F Figure 3. AGGA-4 System overview (extract from draft AGGA-4 Datasheet) Figure 4. AGGA-4 GNSS Core (extract from draft AGGA-4 Datasheet)
8 TABLE III. SHORT COMPARISON AGGA-2 / AGGA-4 (MAIN FEATURES IN BOLD LETTERS) Feature AGGA-4 AGGA-2 GNSS CHANNELS # of channels 36 Single Freq. or 18 DF (target) 12 SF or 4 DF Compatible signals Code Generators Galileo Open Serv.: E1bc, E5a, E5b GPS: L1 C/A, L1C, L2C, L5 Existing FDMA Glonass Best effort: Beidou, modernized Glonass (CDMA) (2 code generators per channel for Pilot and Data) Primary: Flexible LFSR and memory based Secondary codes and BOC(m,n) subcarriers GPS L1 C/A Semi-Codeless L1/L2 Existing FDMA Glonass Delay Line Dual stage for pilot and data Single stage Correlators per channel 5 complex (I/Q) with EE, E, P, L, LL and autonomous NAV data bit collection 1 code generator per channel Fixed LFSR for certain primary codes only No secondary code and no BOC. 3 complex (I/Q), with E, P, L where E=early, P=Punctual, L=Late) NAV data bit collection requires software interaction Codeless P(Y) code No Yes ( 4 P-code units) ESA patent Channel Slaving Hardware and software slaving Hardware slaving Aiding Unit per channel Yes: Code and Carrier aiding No. Done in software Observables 16 Integration Epoch (IE) Observables (DMA capable) 5 Measurement Epochs (ME) Observables 6 IE Observables (no DMA) 2 ME Observables (no DMA) Common to all channels MICRO-PROCESSOR INPUT FORMAT (DMA capable) Antenna Switch Controller (ASC) Time Base Generator (TBG) with ME, PPS, IMT counter, External Clock interface extended reset detection section LEON-2 FT on-chip with IEEE-754 compliant GRFPU (Floating Point) 3 bit => 0.17 db implementation loss (I/Q, real sampling and interface for Intermediate Freq. ~ 250 MHz (target) ASC TBG with ME and PPS Off-chip (typically ERC-32, ADSP 21020) 2 bit => 0.55 db implementation loss (I/Q and real sampling) CRC MODULE On-chip No task done in software FFT MODULE On-chip (ideal for fast acquisition) No task done in software INTERFACES Two DMA capable UART, Mil-Std- 1553, 4 SpaceWire SE, SPI I/F, DSU, S- GPO, 32 GPIO, SRAM I/F BEAMFORMING Yes (2 Digital BF) No TECHNOLOGY 0.18 Micron from ATMEL, 352 pins GNSS clock up to 50 MHz (target) Microprocessor I/F, Interrupt controller and I/O ports 0.5 micron from ATMEL, 160 pins GNSS clock up to 30 MHz
Advanced GPS/GLONASS ASIC (AGGA2)
Advanced GPS/GLONASS ASIC (AGGA2) ESTEC - 6/7 March, 2001 Martin Hollreiser Head of Microelectronics Section Tel. +31-71-565-4284 Fax. +31-71-565-4295 [email protected] Overview History of the
Presentation Outline. The NavSAS group; Examples of Software-Radio Technology in GNSS;
Telemobility 2008 Progetto Galileo ed altri GNSS Development of GPS-Galileo Galileo Software Radio Receivers Marco Pini - NavSAS group Presentation Outline The NavSAS group; Basic on Software-Radio Technology;
CDMA Technology : Principles of CDMA/DS Decoding
CDMA Technology : Principles of CDMA/DS Decoding Pr. Dr. W.Skupin www.htwg-konstanz.de Pr. S.Flament www.greyc.fr/user/99 On line Course on CDMA Technology CDMA Technology : Introduction to Spread Spectrum
7a. System-on-chip design and prototyping platforms
7a. System-on-chip design and prototyping platforms Labros Bisdounis, Ph.D. Department of Computer and Communication Engineering 1 What is System-on-Chip (SoC)? System-on-chip is an integrated circuit
Open Architecture Design for GPS Applications Yves Théroux, BAE Systems Canada
Open Architecture Design for GPS Applications Yves Théroux, BAE Systems Canada BIOGRAPHY Yves Théroux, a Project Engineer with BAE Systems Canada (BSC) has eight years of experience in the design, qualification,
Post Processing Service
Post Processing Service The delay of propagation of the signal due to the ionosphere is the main source of generation of positioning errors. This problem can be bypassed using a dual-frequency receivers
Atmel Norway 2005. XMEGA Introduction
Atmel Norway 005 XMEGA Introduction XMEGA XMEGA targets Leadership on Peripheral Performance Leadership in Low Power Consumption Extending AVR market reach XMEGA AVR family 44-100 pin packages 16K 51K
Wireless Communication and RF System Design Using MATLAB and Simulink Giorgia Zucchelli Technical Marketing RF & Mixed-Signal
Wireless Communication and RF System Design Using MATLAB and Simulink Giorgia Zucchelli Technical Marketing RF & Mixed-Signal 2013 The MathWorks, Inc. 1 Outline of Today s Presentation Introduction to
Propagation Channel Emulator ECP_V3
Navigation simulators Propagation Channel Emulator ECP_V3 1 Product Description The ECP (Propagation Channel Emulator V3) synthesizes the principal phenomena of propagation occurring on RF signal links
QAM Demodulation. Performance Conclusion. o o o o o. (Nyquist shaping, Clock & Carrier Recovery, AGC, Adaptive Equaliser) o o. Wireless Communications
0 QAM Demodulation o o o o o Application area What is QAM? What are QAM Demodulation Functions? General block diagram of QAM demodulator Explanation of the main function (Nyquist shaping, Clock & Carrier
DS1104 R&D Controller Board
DS1104 R&D Controller Board Cost-effective system for controller development Highlights Single-board system with real-time hardware and comprehensive I/O Cost-effective PCI hardware for use in PCs Application
Rafael Lucas EUROPEAN SPACE AGENCY. [email protected]
ESA Navigation Support Facilities Rafael Lucas EUROPEAN SPACE AGENCY [email protected] Background The ESA/ESTEC Radionavigation laboratory was created in 1989 to support the application of
The Evolution of the Global Navigation Satellite System (GNSS) Spectrum Use
The Evolution of the Global Navigation Satellite System (GNSS) Spectrum Use Spectrum Management 2012 National Spectrum Management Association Scott Pace (with thanks to Chris Hegerty, MITRE) Space Policy
MicroMag3 3-Axis Magnetic Sensor Module
1008121 R01 April 2005 MicroMag3 3-Axis Magnetic Sensor Module General Description The MicroMag3 is an integrated 3-axis magnetic field sensing module designed to aid in evaluation and prototyping of PNI
2.0 Command and Data Handling Subsystem
2.0 Command and Data Handling Subsystem The Command and Data Handling Subsystem is the brain of the whole autonomous CubeSat. The C&DH system consists of an Onboard Computer, OBC, which controls the operation
Department of Electrical and Computer Engineering Ben-Gurion University of the Negev. LAB 1 - Introduction to USRP
Department of Electrical and Computer Engineering Ben-Gurion University of the Negev LAB 1 - Introduction to USRP - 1-1 Introduction In this lab you will use software reconfigurable RF hardware from National
The front end of the receiver performs the frequency translation, channel selection and amplification of the signal.
Many receivers must be capable of handling a very wide range of signal powers at the input while still producing the correct output. This must be done in the presence of noise and interference which occasionally
Best Practises for LabVIEW FPGA Design Flow. uk.ni.com ireland.ni.com
Best Practises for LabVIEW FPGA Design Flow 1 Agenda Overall Application Design Flow Host, Real-Time and FPGA LabVIEW FPGA Architecture Development FPGA Design Flow Common FPGA Architectures Testing and
NAVICOM DYNAMICS RTK BASE STATION INSTALLATION AND COMMISSIONING INSTRUCTIONS
NAVICOM DYNAMICS RTK BASE STATION INSTALLATION AND COMMISSIONING INSTRUCTIONS 1. Locate a suitable position inside the building to install the Base Station enclosure where mains power (240V AC) is available
ATMEL FPGA 3rd User Group Workshop. 2010, 3rd June Christophe POURRIER
ATMEL FPGA 3rd User Group Workshop 2010, 3rd June Christophe POURRIER Summary Sodern first experience with AT40K Megha-Tropiques Project PHARAO Project ATF280 Evaluation Tests performed on the first development
Modeling a GPS Receiver Using SystemC
Modeling a GPS Receiver using SystemC Modeling a GPS Receiver Using SystemC Bernhard Niemann Reiner Büttner Martin Speitel http://www.iis.fhg.de http://www.iis.fhg.de/kursbuch/kurse/systemc.html The e
White Paper Utilizing Leveling Techniques in DDR3 SDRAM Memory Interfaces
White Paper Introduction The DDR3 SDRAM memory architectures support higher bandwidths with bus rates of 600 Mbps to 1.6 Gbps (300 to 800 MHz), 1.5V operation for lower power, and higher densities of 2
The NASA Global Differential GPS System (GDGPS) and The TDRSS Augmentation Service for Satellites (TASS)
The Global Differential GPS System (GDGPS) and The TDRSS Augmentation Service for Satellites (TASS) Yoaz Bar-Sever, Larry Young, Frank Stocklin, Paul Heffernan and John Rush s Global Differential GPS System
Email: [email protected]
USE OF VIRTUAL INSTRUMENTS IN RADIO AND ATMOSPHERIC EXPERIMENTS P.N. VIJAYAKUMAR, THOMAS JOHN AND S.C. GARG RADIO AND ATMOSPHERIC SCIENCE DIVISION, NATIONAL PHYSICAL LABORATORY, NEW DELHI 110012, INDIA
RF Measurements Using a Modular Digitizer
RF Measurements Using a Modular Digitizer Modern modular digitizers, like the Spectrum M4i series PCIe digitizers, offer greater bandwidth and higher resolution at any given bandwidth than ever before.
Agenda. Agilent GPS Receiver Test Solutions. GPS technology concepts. Basic tests required for GPS receiver verification Test solutions
Agenda GPS technology concepts GPS and GNSS overview Assisted GPS (A-GPS) Basic tests required for GPS receiver verification Test solutions Signal creation for GPS receiver test A-GPS test systems Agilent
LLRF. Digital RF Stabilization System
LLRF Digital RF Stabilization System Many instruments. Many people. Working together. Stability means knowing your machine has innovative solutions. For users, stability means a machine achieving its full
SAH2217 Enhanced ATHEROS GPS Module with ultra high sensitivity and antenna open/short detection/protection
SAH2217 Enhanced ATHEROS GPS Module with ultra high sensitivity and antenna open/short detection/protection 20F-8, No.107, Sec 1,Jhongshan Rd. Sinjhuang City, Taipei County 242, Taiwan Phone: +886-2-8522-7628
Günter Seeber. Satellite Geodesy 2nd completely revised and extended edition
Günter Seeber Satellite Geodesy 2nd completely revised and extended edition Walter de Gruyter Berlin New York 2003 Contents Preface Abbreviations vii xvii 1 Introduction 1 1.1 Subject of Satellite Geodesy...
Enabling RTK-like positioning offshore using the global VERIPOS GNSS network. Pieter Toor GNSS Technology Manager
Enabling RTK-like positioning offshore using the global VERIPOS GNSS network Pieter Toor GNSS Technology Manager Introduction PPP/RTK Positioning Techniques PPP-AR Technology Presentation Overview PPP-AR
Greg Keel P.Eng. Parallel Geo Services [email protected]
Greg Keel P.Eng. Parallel Geo Services [email protected] Presentation Outline GNSS: Global Navigation Satellite System GPS: overview, current signals, modernization GLONASS: history (rise fall rise),
Non-Data Aided Carrier Offset Compensation for SDR Implementation
Non-Data Aided Carrier Offset Compensation for SDR Implementation Anders Riis Jensen 1, Niels Terp Kjeldgaard Jørgensen 1 Kim Laugesen 1, Yannick Le Moullec 1,2 1 Department of Electronic Systems, 2 Center
Chapter 13. PIC Family Microcontroller
Chapter 13 PIC Family Microcontroller Lesson 01 PIC Characteristics and Examples PIC microcontroller characteristics Power-on reset Brown out reset Simplified instruction set High speed execution Up to
Achieving New Levels of Channel Density in Downstream Cable Transmitter Systems: RF DACs Deliver Smaller Size and Lower Power Consumption
Achieving New Levels of Channel Density in Downstream Cable Transmitter Systems: RF DACs Deliver Smaller Size and Lower Power Consumption Introduction By: Analog Devices, Inc. (ADI) Daniel E. Fague, Applications
Digitale Signalverarbeitung mit FPGA (DSF) Soft Core Prozessor NIOS II Stand Mai 2007. Jens Onno Krah
(DSF) Soft Core Prozessor NIOS II Stand Mai 2007 Jens Onno Krah Cologne University of Applied Sciences www.fh-koeln.de [email protected] NIOS II 1 1 What is Nios II? Altera s Second Generation
Demonstration of a Software Defined Radio Platform for dynamic spectrum allocation.
Demonstration of a Software Defined Radio Platform for dynamic spectrum allocation. Livia Ruiz Centre for Telecommunications Value-Chain Research Institute of Microelectronic and Wireless Systems, NUI
TI GPS PPS Timing Application Note
Application Note Version 0.6 January 2012 1 Contents Table of Contents 1 INTRODUCTION... 3 2 1PPS CHARACTERISTICS... 3 3 TEST SETUP... 4 4 PPS TEST RESULTS... 6 Figures Figure 1 - Simplified GPS Receiver
Technologies for PRS Receivers
Seventh Framework Programme of the European Community for Research, Technological Development and Demonstration Activities (2007 to 2013) 'Cooperation' Specific Programme Theme: Transport (including Aeronautics)
Understanding the Effect of Uncorrelated Phase Noise on Multi-channel RF Vector Signal Generators and Analysers
Understanding the Effect of Uncorrelated Phase Noise on Multi-channel RF Vector Signal Generators and Analysers David A. Hall, Product Marketing Manager Andy Hinde, RF Systems Engineer Introduction With
ZigBee Technology Overview
ZigBee Technology Overview Presented by Silicon Laboratories Shaoxian Luo 1 EM351 & EM357 introduction EM358x Family introduction 2 EM351 & EM357 3 Ember ZigBee Platform Complete, ready for certification
Vector Signal Analyzer FSQ-K70
Product brochure Version 02.00 Vector Signal Analyzer FSQ-K70 July 2004 Universal demodulation, analysis and documentation of digital radio signals For all major mobile radio communication standards: GSM
Microtronics technologies Mobile: 99707 90092
For more Project details visit: http://www.projectsof8051.com/rfid-based-attendance-management-system/ Code Project Title 1500 RFid Based Attendance System Synopsis for RFid Based Attendance System 1.
From Single to Formation Flying CubeSats: An Update of the Delfi Programme
From Single to Formation Flying CubeSats: An Update of the Delfi Programme Jian Guo, Jasper Bouwmeester & Eberhard Gill 1 Outline Introduction Delfi-C 3 Mission Delfi-n3Xt Mission Lessons Learned DelFFi
AUTOMATED OPERATIONAL MULTI-TRACKING HIGH PRECISION ORBIT DETERMINATION FOR LEO MISSIONS
AUTOMATED OPERATIONAL MULTI-TRACKING HIGH PRECISION ORBIT DETERMINATION FOR LEO MISSIONS J. Fernández Sánchez, F. M. Martínez Fadrique, A. Águeda Maté, D. Escobar Antón GMV S.A., Isaac Newton 11, 876 Tres
AN10850. LPC1700 timer triggered memory to GPIO data transfer. Document information. LPC1700, GPIO, DMA, Timer0, Sleep Mode
LPC1700 timer triggered memory to GPIO data transfer Rev. 01 16 July 2009 Application note Document information Info Keywords Abstract Content LPC1700, GPIO, DMA, Timer0, Sleep Mode This application note
Test Driven Development of Embedded Systems Using Existing Software Test Infrastructure
Test Driven Development of Embedded Systems Using Existing Software Test Infrastructure Micah Dowty University of Colorado at Boulder [email protected] March 26, 2004 Abstract Traditional software development
OpenSPARC T1 Processor
OpenSPARC T1 Processor The OpenSPARC T1 processor is the first chip multiprocessor that fully implements the Sun Throughput Computing Initiative. Each of the eight SPARC processor cores has full hardware
Reconfigurable Low Area Complexity Filter Bank Architecture for Software Defined Radio
Reconfigurable Low Area Complexity Filter Bank Architecture for Software Defined Radio 1 Anuradha S. Deshmukh, 2 Prof. M. N. Thakare, 3 Prof.G.D.Korde 1 M.Tech (VLSI) III rd sem Student, 2 Assistant Professor(Selection
FPGAs in Next Generation Wireless Networks
FPGAs in Next Generation Wireless Networks March 2010 Lattice Semiconductor 5555 Northeast Moore Ct. Hillsboro, Oregon 97124 USA Telephone: (503) 268-8000 www.latticesemi.com 1 FPGAs in Next Generation
DAC Digital To Analog Converter
DAC Digital To Analog Converter DAC Digital To Analog Converter Highlights XMC4000 provides two digital to analog converters. Each can output one analog value. Additional multiple analog waves can be generated
Design of a High Speed Communications Link Using Field Programmable Gate Arrays
Customer-Authored Application Note AC103 Design of a High Speed Communications Link Using Field Programmable Gate Arrays Amy Lovelace, Technical Staff Engineer Alcatel Network Systems Introduction A communication
[3] beautiful visualisation of the satellites positions by HSR / ICOM
GPS (Introduction) MSE, Rumc, GPS, 1 Terms NAVSTAR GPS ( Navigational Satellite Timing and Ranging - Global Positioning System) is a GNSS (Global Navigation Satellite System), developed by the US-DoD in
Digital Modulation. David Tipper. Department of Information Science and Telecommunications University of Pittsburgh. Typical Communication System
Digital Modulation David Tipper Associate Professor Department of Information Science and Telecommunications University of Pittsburgh http://www.tele.pitt.edu/tipper.html Typical Communication System Source
How To Understand The Power Of A Gps Satellite Receiver
Alma Mater Studiorum - Università di Bologna DOTTORATO DI RICERCA IN IMPIANTI E SISTEMI AEROSPAZIALI CICLO XXIV Settore Concorsuale : 09/A1 INGEGNERIA AERONAUTICA, AEROSPAZIALE E NAVALE Settore Scientifico
CDMA TECHNOLOGY. Brief Working of CDMA
CDMA TECHNOLOGY History of CDMA The Cellular Challenge The world's first cellular networks were introduced in the early 1980s, using analog radio transmission technologies such as AMPS (Advanced Mobile
Von der Hardware zur Software in FPGAs mit Embedded Prozessoren. Alexander Hahn Senior Field Application Engineer Lattice Semiconductor
Von der Hardware zur Software in FPGAs mit Embedded Prozessoren Alexander Hahn Senior Field Application Engineer Lattice Semiconductor AGENDA Overview Mico32 Embedded Processor Development Tool Chain HW/SW
C8051F020 Utilization in an Embedded Digital Design Project Course. Daren R. Wilcox Southern Polytechnic State University Marietta, Georgia
C8051F020 Utilization in an Embedded Digital Design Project Course Daren R. Wilcox Southern Polytechnic State University Marietta, Georgia Abstract In this paper, the utilization of the C8051F020 in an
Lab Experiment 1: The LPC 2148 Education Board
Lab Experiment 1: The LPC 2148 Education Board 1 Introduction The aim of this course ECE 425L is to help you understand and utilize the functionalities of ARM7TDMI LPC2148 microcontroller. To do that,
Implementation of Digital Signal Processing: Some Background on GFSK Modulation
Implementation of Digital Signal Processing: Some Background on GFSK Modulation Sabih H. Gerez University of Twente, Department of Electrical Engineering [email protected] Version 4 (February 7, 2013)
International Journal of Research in Advent Technology Available Online at: http://www.ijrat.org
DESIGN AND IMPLEMENTATION OF A GPS RECEIVER USING 8051 MICROCONTROLLER Garima Jain 1, Nasreen Noorani 2, Vishal Badole 3 1 2 3 Electronics & Communication Department 1 2 3 Acropolis Technical Campus, Indore,
Revision of Lecture Eighteen
Revision of Lecture Eighteen Previous lecture has discussed equalisation using Viterbi algorithm: Note similarity with channel decoding using maximum likelihood sequence estimation principle It also discusses
Selecting the Optimum PCI Express Clock Source
Selecting the Optimum PCI Express Clock Source PCI Express () is a serial point-to-point interconnect standard developed by the Component Interconnect Special Interest Group (PCI-SIG). lthough originally
How to design and implement firmware for embedded systems
How to design and implement firmware for embedded systems Last changes: 17.06.2010 Author: Rico Möckel The very beginning: What should I avoid when implementing firmware for embedded systems? Writing code
MP3 Player CSEE 4840 SPRING 2010 PROJECT DESIGN. [email protected]. [email protected]
MP3 Player CSEE 4840 SPRING 2010 PROJECT DESIGN Zheng Lai Zhao Liu Meng Li Quan Yuan [email protected] [email protected] [email protected] [email protected] I. Overview Architecture The purpose
Am186ER/Am188ER AMD Continues 16-bit Innovation
Am186ER/Am188ER AMD Continues 16-bit Innovation 386-Class Performance, Enhanced System Integration, and Built-in SRAM Problem with External RAM All embedded systems require RAM Low density SRAM moving
Design of a Wireless Medical Monitoring System * Chavabathina Lavanya 1 G.Manikumar 2
Design of a Wireless Medical Monitoring System * Chavabathina Lavanya 1 G.Manikumar 2 1 PG Student (M. Tech), Dept. of ECE, Chirala Engineering College, Chirala., A.P, India. 2 Assistant Professor, Dept.
Satellite Altimetry Missions
Satellite Altimetry Missions SINGAPORE SPACE SYMPOSIUM 30 TH SEPTEMBER 2015 AUTHORS: LUCA SIMONINI/ ERICK LANSARD/ JOSE M GONZALEZ www.thalesgroup.com Table of Content General Principles and Applications
A Laser Scanner Chip Set for Accurate Perception Systems
A Laser Scanner Chip Set for Accurate Perception Systems 313 A Laser Scanner Chip Set for Accurate Perception Systems S. Kurtti, J.-P. Jansson, J. Kostamovaara, University of Oulu Abstract This paper presents
Fondamenti su strumenti di sviluppo per microcontrollori PIC
Fondamenti su strumenti di sviluppo per microcontrollori PIC MPSIM ICE 2000 ICD 2 REAL ICE PICSTART Ad uso interno del corso Elettronica e Telecomunicazioni 1 2 MPLAB SIM /1 MPLAB SIM is a discrete-event
ARM Cortex -A8 SBC with MIPI CSI Camera and Spartan -6 FPGA SBC1654
ARM Cortex -A8 SBC with MIPI CSI Camera and Spartan -6 FPGA SBC1654 Features ARM Cortex-A8 processor, 800MHz Xilinx Spartan-6 FPGA expands vision processing capabilities Dual MIPI CSI-2 CMOS camera ports,
CDMA Technology : Pr. S. Flament www.greyc.fr/user/99. Pr. Dr. W. sk www.htwg-konstanz.de. On line Course on CDMA Technology
CDMA Technology : Pr. Dr. W. sk www.htwg-konstanz.de Pr. S. Flament www.greyc.fr/user/99 On line Course on CDMA Technology CDMA Technology : CDMA / DS : Principle of operation Generation of PN Spreading
WiSER: Dynamic Spectrum Access Platform and Infrastructure
WiSER: Dynamic Spectrum Access Platform and Infrastructure I. Seskar, D. Grunwald, K. Le, P. Maddala, D. Sicker, D. Raychaudhuri Rutgers, The State University of New Jersey University of Colorado, Boulder
WLAN Protocol Tester PTW 70
Data sheet Version 01.00 WLAN Protocol Tester PTW 70 November 2003 IEEE 802.11 multimode protocol tester for development, integration and verification Applications Development The PTW 70 is an indispensable
Glitch Free Frequency Shifting Simplifies Timing Design in Consumer Applications
Glitch Free Frequency Shifting Simplifies Timing Design in Consumer Applications System designers face significant design challenges in developing solutions to meet increasingly stringent performance and
Evolution of Satellite Communication Systems
Mathieu DERVIN Brussels, 6th May 2015 Brussels, May 2015 Agenda I. From Sputnik to wideband satellite services: The key technological evolutions II. Increase the satellite system capacity: A global system
COMPUTER HARDWARE. Input- Output and Communication Memory Systems
COMPUTER HARDWARE Input- Output and Communication Memory Systems Computer I/O I/O devices commonly found in Computer systems Keyboards Displays Printers Magnetic Drives Compact disk read only memory (CD-ROM)
Chapter 1 Lesson 3 Hardware Elements in the Embedded Systems. 2008 Chapter-1L03: "Embedded Systems - ", Raj Kamal, Publs.: McGraw-Hill Education
Chapter 1 Lesson 3 Hardware Elements in the Embedded Systems 1 Typical Embedded System Hardware units 2 Basic Circuit Elements at the System 3 (i) Power Source 1. System own supply with separate supply
Reconfigurable Architecture Requirements for Co-Designed Virtual Machines
Reconfigurable Architecture Requirements for Co-Designed Virtual Machines Kenneth B. Kent University of New Brunswick Faculty of Computer Science Fredericton, New Brunswick, Canada [email protected] Micaela Serra
primary SURVEILLANCE 3D RADAR
AIR TRAFFIC MANAGEMENT AIRport & ROUTE primary SURVEILLANCE 3D RADAR Supplying ATM systems around the world for more than 90 years indracompany.com AIRport & ROUTE primary SURVEILLANCE 3D RADAR Latest
Whitepaper. 802.11n The Next Generation in Wireless Technology
Whitepaper 802.11n The Next Generation in Wireless Technology Introduction Wireless technology continues to evolve and add value with its inherent characteristics. First came 802.11, then a & b, followed
Display Message on Notice Board using GSM
Advance in Electronic and Electric Engineering. ISSN 2231-1297, Volume 3, Number 7 (2013), pp. 827-832 Research India Publications http://www.ripublication.com/aeee.htm Display Message on Notice Board
MIMO detector algorithms and their implementations for LTE/LTE-A
GIGA seminar 11.01.2010 MIMO detector algorithms and their implementations for LTE/LTE-A Markus Myllylä and Johanna Ketonen 11.01.2010 2 Outline Introduction System model Detection in a MIMO-OFDM system
GNSS MONITORING NETWORKS
SPACE GNSS MONITORING NETWORKS Satellite communications, earth observation, navigation and positioning and control stations indracompany.com GNSS MONITORING NETWORKS GNSS MONITORING NETWORKS Indra s solutions
Clocking Solutions. Wired Communications / Networking Wireless Communications Industrial Automotive Consumer Computing. ti.
ing Solutions Wired Communications / Networking Wireless Communications Industrial Automotive Consumer Computing ti.com/clocks 2014 Accelerate Time-to-Market with Easy-to-Use ing Solutions Texas Instruments
AN1200.04. Application Note: FCC Regulations for ISM Band Devices: 902-928 MHz. FCC Regulations for ISM Band Devices: 902-928 MHz
AN1200.04 Application Note: FCC Regulations for ISM Band Devices: Copyright Semtech 2006 1 of 15 www.semtech.com 1 Table of Contents 1 Table of Contents...2 1.1 Index of Figures...2 1.2 Index of Tables...2
How To Understand Gate
Time Facility for German Galileo Test Environment GATE J. Furthner, German Aerospace Center () Folie 1, GTFS 2005 > JF Content Overview of GATE Major Objectives of GATE GATE Field Service Area Functions
SBC8600B Single Board Computer
SBC8600B Single Board Computer 720MHz TI s Sitara AM3359 ARM Cortex-A8 Microprocessor Onboard 512MByte DDR3 SDRAM and 512MByte NAND Flash UARTs, 2*USB Host and 1*OTG, 2*Ethernet, CAN, RS485, LCD/TSP, Audio,
Agilent E3830 Series Wide-bandwidth Signal Analyzer Custom Systems 100 MHz Bandwidth Microwave Vector Signal Analysis
Agilent E3830 Series Wide-bandwidth Signal Analyzer Custom Systems 100 MHz Bandwidth Microwave Vector Signal Analysis The measurement challenge 2 Many advanced microwave applications involve complex wideband
Satellite Telemetry, Tracking and Control Subsystems
Satellite Telemetry, Tracking and Control Subsystems Col John E. Keesee 1 Overview The telemetry, tracking and control subsystem provides vital communication to and from the spacecraft TT&C is the only
How To Understand And Understand The Power Of A Cdma/Ds System
CDMA Technology : Pr. Dr. W. Skupin www.htwg-konstanz.de Pr. S. Flament www.greyc.fr/user/99 On line Course on CDMA Technology CDMA Technology : Introduction to Spread Spectrum Technology CDMA / DS : Principle
DKWF121 WF121-A 802.11 B/G/N MODULE EVALUATION BOARD
DKWF121 WF121-A 802.11 B/G/N MODULE EVALUATION BOARD PRELIMINARY DATA SHEET Wednesday, 16 May 2012 Version 0.5 Copyright 2000-2012 Bluegiga Technologies All rights reserved. Bluegiga Technologies assumes
Freescale Semiconductor, Inc. Product Brief Integrated Portable System Processor DragonBall ΤΜ
nc. Order this document by MC68328/D Microprocessor and Memory Technologies Group MC68328 MC68328V Product Brief Integrated Portable System Processor DragonBall ΤΜ As the portable consumer market grows
Spectrum analyzer with USRP, GNU Radio and MATLAB
Spectrum analyzer with USRP, GNU Radio and MATLAB António José Costa, João Lima, Lúcia Antunes, Nuno Borges de Carvalho {antoniocosta, jflima, a30423, nbcarvalho}@ua.pt January 23, 2009 Abstract In this
Developments in Point of Load Regulation
Developments in Point of Load Regulation By Paul Greenland VP of Marketing, Power Management Group, Point of load regulation has been used in electronic systems for many years especially when the load
'Possibilities and Limitations in Software Defined Radio Design.
'Possibilities and Limitations in Software Defined Radio Design. or Die Eierlegende Wollmilchsau Peter E. Chadwick Chairman, ETSI ERM_TG30, co-ordinated by ETSI ERM_RM Software Defined Radio or the answer
