Variable Resolution, 10-Bit to 16-Bit R/D Converter with Reference Oscillator AD2S1210-EP
|
|
- Margery Evans
- 7 years ago
- Views:
Transcription
1 Variable Resolution, -Bit to -Bit R/D Converter with Reference Oscillator ADS-EP FEATURES Complete monolithic resolver-to-digital converter 35 rps maximum tracking rate (-bit resolution) ±.5 arc minutes of accuracy -/-/-/-bit resolution, set by user Parallel and serial -bit to -bit data ports Absolute position and velocity outputs System fault detection Programmable fault detection thresholds Differential inputs Incremental encoder emulation Programmable sinusoidal oscillator on board Compatible with DSP and SPI interface standards 5 V supply with.3 V to 5 V logic interface Support defense and aerospace applications (AQEC) Military temperature range ( 55 C to +5 C) Controlled manufacturing baseline One assembly/test site One fabrication site Enhanced product change notification Qualification data available upon request APPLICATIONS DC and ac servo motor control Encoder emulation Electric power steering Electric vehicles Integrated starter generators/alternators Automotive motion sensing and control GENERAL DESCRIPTION The ADS-EP is a complete -bit to -bit resolution tracking resolver-to-digital converter, integrating an on-board programmable sinusoidal oscillator that provides sine wave excitation for resolvers. The converter accepts 3.5 V p-p ± 7% input signals, in the range of khz to khz on the sine and cosine inputs. A Type II servo loop is employed to track the inputs and convert the input sine and cosine information into a digital representation of the input angle and velocity. The maximum tracking rate is 35 rps. Full details about this enhanced product, including theory of operation, registers details, and applications information, are available in the ADS data sheet, which should be concluded in conjunction with this data sheet. EXCITATION OUTPUTS INPUTS FROM RESOLVER ENCODER EMULATION OUTPUTS FUNCTIONAL BLOCK DIAGRAM ADC ADC ENCODER EMULATION RESET REFERENCE OSCILLATOR (DAC) SYNTHETIC REFERENCE REFERENCE PINS VOLTAGE REFERENCE TYPE II TRACKING LOOP POSITION REGISTER MULTIPLEXER DATA BUS OUTPUT DATA I/O VELOCITY REGISTER CRYSTAL INTERNAL CLOCK GENERATOR ADS-EP Figure. FAULT DETECTION CONFIGURATION REGISTER FAULT DETECTION OUTPUTS DATA I/O PRODUCT HIGHLIGHTS. Ratiometric tracking conversion. The Type II tracking loop provides continuous output position data without conversion delay. It also provides noise immunity and tolerance of harmonic distortion on the reference and input signals.. System fault detection. A fault detection circuit can sense loss of resolver signals, out-of-range input signals, input signal mismatch, or loss of position tracking. The fault detection threshold levels can be individually programmed by the user for optimization within a particular application. 3. Input signal range. The sine and cosine inputs can accept differential input voltages of 3.5 V p-p ± 7%.. Programmable excitation frequency. Excitation frequency is easily programmable to a number of standard frequencies between khz and khz. 5. Triple format position data. Absolute -bit to -bit angular position data is accessed via either a -bit parallel port or a -wire serial interface. Incremental encoder emulation is in standard A-quad-B format with direction output available.. Digital velocity output. -bit to -bit signed digital velocity accessed via either a -bit parallel port or a -wire serial interface. 95- Rev. Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. One Technology Way, P.O. Box 9, Norwood, MA -9, U.S.A. Tel: Fax: Analog Devices, Inc. All rights reserved.
2 ADS-EP TABLE OF CONTENTS Features... Applications... Functional Block Diagram... Product Highlights... Revision History... Specifications... 3 Timing Specifications... 5 Absolute Maximum Ratings...7 ESD Caution...7 Pin Configuration and Function Descriptions... Typical Performance Characteristics... Outline Dimensions... Ordering Guide... REVISION HISTORY / Revision : Initial Version Rev. Page of
3 SPECIFICATIONS ADS-EP AV DD = DV DD = 5. V ± 5%, CLKIN =.9 MHz ± 5%, EXC, EXC frequency = khz to khz (-bit); khz to khz (-bit); 3 khz to khz (-bit); khz to khz (-bit); T A = T MIN to T MAX ; unless otherwise noted. Table. Parameter Min Typ Max Unit Conditions/Comments SINE, COSINE INPUTS Voltage Amplitude V p-p Sinusoidal waveforms, differential SIN to SINLO, COS to COSLO Input Bias Current.5 µa V IN =. V p-p, CLKIN =.9 MHz Input Impedance 5 kω V IN =. V p-p, CLKIN =.9 MHz Phase Lock Range + Degrees Sine/cosine vs. EXC output, Control Register D3 = Common-Mode Rejection ± arc sec/v Hz to MHz, Control Register D = ANGULAR ACCURACY 3 Angular Accuracy ±.5 + LSB ±7 + LSB arc min Resolution,,, Bits No missing codes Linearity INL -bit ± LSB -bit ± LSB -bit ± LSB -bit ± LSB Linearity DNL ±.9 LSB Repeatability ± LSB VELOCITY OUTPUT Velocity Accuracy -bit ± LSB Zero acceleration -bit ± LSB Zero acceleration -bit ± LSB Zero acceleration -bit ± LSB Zero acceleration Resolution 5 9,, 3, 5 Bits DYNAMNIC PERFORMANCE Bandwidth -bit Hz 9 5 Hz CLKIN =.9 MHz -bit 9 Hz Hz CLKIN =.9 MHz -bit 5 Hz Hz CLKIN =.9 MHz -bit 35 Hz 5 75 Hz CLKIN =.9 MHz Tracking Rate -bit 35 rps CLKIN =. MHz 5 CLKIN =.9 MHz -bit 5 rps CLKIN =. MHz CLKIN =.9 MHz -bit 5 rps CLKIN =. MHz 5 CLKIN =.9 MHz -bit 5.5 rps CLKIN =. MHz 5 CLKIN =.9 MHz Acceleration Error -bit 3 arc min At 5, rps, CLKIN =.9 MHz -bit 3 arc min At, rps, CLKIN =.9 MHz -bit 3 arc min At 5 rps, CLKIN =.9 MHz -bit 3 arc min At 5 rps, CLKIN =.9 MHz Rev. Page 3 of
4 ADS-EP Parameter Min Typ Max Unit Conditions/Comments Settling Time Step Input -bit..9 ms To settle to within ± LSB, CLKIN =.9 MHz -bit. 3.3 ms To settle to within ± LSB, CLKIN =.9 MHz -bit.5 9. ms To settle to within ± LSB, CLKIN =.9 MHz -bit 7.5 ms To settle to within ± LSB, CLKIN =.9 MHz Settling Time 79 Step Input -bit.5. ms To settle to within ± LSB, CLKIN =.9 MHz -bit.75. ms To settle to within ± LSB, CLKIN =.9 MHz -bit.5 5. ms To settle to within ± LSB, CLKIN =.9 MHz -bit 5 ms To settle to within ± LSB, CLKIN =.9 MHz EXC, EXC OUTPUTS Voltage V p-p Load ± µa, typical differential output (EXC to EXC) = 7. V p-p Center Voltage V Frequency khz EXC/EXC DC Mismatch 3 mv EXC/EXC AC Mismatch 3 mv THD 5 db First five harmonics VOLTAGE REFERENCE REFOUT V ±I OUT = µa Drift ppm/ C PSRR db CLKIN, XTALOUT V IL Voltage Input Low. V V IH Voltage Input High. V LOGIC INPUTS V IL Voltage Input Low. V V DRIVE =.7 V to 5.5 V.7 V V DRIVE =.3 V to.7 V V IH Voltage Input High. V V DRIVE =.7 V to 5.5 V.7 V V DRIVE =.3 V to.7 V I IL Low Level Input Current (Non- µa Pull-Up) I IL Low Level Input Current (Pull-Up) µa RES, RES, RD, WR/FSYNC, A, A, and RESET pins I IH High Level Input Current µa LOGIC OUTPUTS V OL Voltage Output Low. V V DRIVE =.3 V to 5.5 V V OH Voltage Output High. V V DRIVE =.7 V to 5.5 V. V V DRIVE =.3 V to.7 V I OZH High Level Three-State Leakage µa I OZL Low Level Three-State Leakage µa POWER REQUIREMENTS AV DD V DV DD V V DRIVE V POWER SUPPLY I AVDD ma I DVDD 35 ma I OVDD ma Temperature range is as follows: 55 C to +5 C. The voltages SIN, SINLO, COS, and COSLO, relative to AGND, must always be between.5 V and AV DD. V. 3 All specifications within the angular accuracy parameter are tested at constant velocity, that is, zero acceleration. The velocity accuracy specification includes velocity offset and dynamic ripple. 5 For example, when RES = and RES =, the position output has a resolution of bits. The velocity output has a resolution of bits with the MSB indicating the direction of rotation. In this example, with a CLKIN frequency of.9 MHz, the velocity LSB is. rps, that is, rps/( ). The clock frequency of the ADS-EP can be supplied with a crystal, an oscillator, or directly from a DSP/microprocessor digital output. When using a single-ended clock signal directly from the DSP/microprocessor, the XTALOUT pin should remain open circuit and the logic levels outlined under the logic inputs parameter in Table apply. Rev. Page of
5 ADS-EP TIMING SPECIFICATIONS AV DD = DV DD = 5. V ± 5%, T A = T MIN to T MAX, unless otherwise noted. Table. Parameter Description Limit at T MIN, T MAX Unit f CLKIN Frequency of clock input. MHz min. MHz max t CK Clock period (t CK = /f CLKIN ) 9 ns min 3 ns max t A and A setup time before RD/CS low ns min t Delay CS falling edge to WR/FSYNC rising edge ns min t 3 Address/data setup time during a write cycle 3 ns min t Address/data hold time during a write cycle ns min t 5 Delay WR/FSYNC rising edge to CS rising edge ns min t Delay CS rising edge to CS falling edge ns min t 7 Delay between writing address and writing data t CK + ns min t A and A hold time after WR/FSYNC rising edge ns min t 9 Delay between successive write cycles t CK + ns min t Delay between rising edge of WR/FSYNC and falling edge of RD ns min t Delay CS falling edge to RD falling edge ns min t Enable delay RD low to data valid in configuration mode V DRIVE =.5 V to 5.5 V 37 ns min V DRIVE =.7 V to 3. V 5 ns min V DRIVE =.3 V to.7 V 3 ns min t 3 RD rising edge to CS rising edge ns min t A Disable delay RD high to data high-z ns min t B Disable delay CS high to data high-z ns min t 5 Delay between rising edge of RD and falling edge of WR/FSYNC ns min t SAMPLE pulse width t CK + ns min t 7 Delay from SAMPLE before RD/CS low t CK + ns min t Hold time RD before RD low ns min t 9 Enable delay RD/CS low to data valid V DRIVE =.5 V to 5.5 V 7 ns min V DRIVE =.7 V to 3. V ns min V DRIVE =.3 V to.7 V 33 ns min t RD pulse width ns min t A and A set time to data valid when RD/CS low V DRIVE =.5 V to 5.5 V 3 ns min V DRIVE =.7 V to 3. V 37 ns min V DRIVE =.3 V to.7 V 9 ns min t Delay WR/FSYNC falling edge to SCLK rising edge 3 ns min t 3 Delay WR/FSYNC falling edge to SDO release from high-z V DRIVE =.5 V to 5.5 V ns min V DRIVE =.7 V to 3. V ns min V DRIVE =.3 V to.7 V 9 ns min t Delay SCLK rising edge to DBx valid V DRIVE =.5 V to 5.5 V ns min V DRIVE =.7 V to 3. V ns min V DRIVE =.3 V to.7 V 3 ns min t 5 SCLK high time. t SCLK ns min t SCLK low time. t SCLK ns min t 7 SDI setup time prior to SCLK falling edge 3 ns min t SDI hold time after SCLK falling edge ns min Rev. Page 5 of
6 ADS-EP Parameter Description Limit at T MIN, T MAX Unit t 9 Delay WR/FSYNC rising edge to SDO high-z 5 ns min t 3 Delay from SAMPLE before WR/FSYNC falling edge t CK + ns ns min t 3 Delay CS falling edge to WR/FSYNC falling edge in normal mode ns min t 3 A and A setup time before WR/FSYNC falling edge ns min t 33 A and A hold time after WR/FSYNC falling edge In normal mode, A =, A = / t CK + 5 ns ns min In configuration mode, A =, A = t CK + 5 ns ns min t 3 Delay WR/FSYNC rising edge to WR/FSYNC falling edge ns min f SCLK Frequency of SCLK input V DRIVE =.5 V to 5.5 V MHz V DRIVE =.7 V to 3. V 5 MHz V DRIVE =.3 V to.7 V 5 MHz Temperature range is as follows: 55 C to +5 C. A and A should remain constant for the duration of the serial readback. This may require clock periods to read back the -bit fault information in addition to the bits of position/velocity data. If the fault information is not required, A/A may be released after clock cycles. Rev. Page of
7 ADS-EP ABSOLUTE MAXIMUM RATINGS Table 3. Parameter Rating AV DD to AGND, DGND.3 V to +7. V DV DD to AGND, DGND.3 V to +7. V V DRIVE to AGND, DGND.3 V to AV DD AV DD to DV DD.3 V to +.3 V AGND to DGND.3 V to +.3 V Analog Input Voltage to AGND.3 V to AV DD +.3 V Digital Input Voltage to DGND.3 V to V DRIVE +.3 V Digital Output Voltage to DGND.3 V to V DRIVE +.3 V Analog Output Voltage Swing.3 V to AV DD +.3 V Input Current to Any Pin Except Supplies ± ma Operating Temperature Range (Ambient) EP Grade 55 C to +5 C Storage Temperature Range 5 C to +5 C θ JA Thermal Impedance 5 C/W θ JC Thermal Impedance 5 C/W RoHS-Compliant Temperature, Soldering ( 5/+) o C Reflow ESD kv HBM Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. ESD CAUTION Transient currents of up to ma do not cause latch-up. JEDEC SP standard board. Rev. Page 7 of
8 ADS-EP PIN CONFIGURATION AND FUNCTION DESCRIPTIONS RES REFOUT REFBYP COS COSLO AV DD SINLO SIN AGND EXC EXC A RES CS PIN 3 A 35 DOS RD 3 3 LOT WR/FSYNC 33 RESET DGND DV DD CLKIN 5 7 ADS-EP TOP VIEW (Not to Scale) 3 DIR 3 NM 3 B XTALOUT 9 A SOE 9 DB SAMPLE 7 DB DB5/SDO DB DB/SDI 5 DB DB3/SCLK DB DB DB DB9 V DRIVE DGND DB DB7 DB DB5 DB 95- Figure. Pin Configuration Table. Pin Function Descriptions Pin No. Mnemonic Description RES Resolution Select. Logic input. RES in conjunction with RES allows the resolution of the ADS-EP to be programmed. CS Chip Select. Active low logic input. The device is enabled when CS is held low. 3 RD Edge-Triggered Logic Input. When the SOE pin is high, this pin acts as a frame synchronization signal and output enable for the parallel data outputs, DB5 to DB. The output buffer is enabled when CS and RD are held low. When the SOE pin is low, the RD pin should be held high. WR/FSYNC Edge-Triggered Logic Input. When the SOE pin is high, this pin acts as a frame synchronization signal and input enable for the parallel data inputs, DB7 to DB. The input buffer is enabled when CS and WR/FSYNC are held low. When the SOE pin is low, the WR/FSYNC pin acts as a frame synchronization signal and enable for the serial data bus. 5, 9 DGND Digital Ground. These pins are ground reference points for digital circuitry on the ADS-EP. Refer all digital input signals to this DGND voltage. Both of these pins can be connected to the AGND plane of a system. The DGND and AGND voltages should ideally be at the same potential and must not be more than.3 V apart, even on a transient basis. DV DD Digital Supply Voltage,.75 V to 5.5 V. This is the supply voltage for all digital circuitry on the ADS-EP. The AV DD and DV DD voltages should ideally be at the same potential and must not be more than.3 V apart, even on a transient basis. 7 CLKIN Clock Input. A crystal or oscillator can be used at the CLKIN and XTALOUT pins to supply the required clock frequency of the ADS-EP. Alternatively, a single-ended clock can be applied to the CLKIN pin. The input frequency of the ADS-EP is specified from. MHz to. MHz. XTALOUT Crystal Output. When using a crystal or oscillator to supply the clock frequency to the ADS-EP, apply the crystal across the CLKIN and XTALOUT pins. When using a single-ended clock source, the XTALOUT pin should be considered a no connect pin. 9 SOE Serial Output Enable. Logic input. This pin enables either the parallel or serial interface. The serial interface is selected by holding the SOE pin low, and the parallel interface is selected by holding the SOE pin high. SAMPLE Sample Result. Logic input. Data is transferred from the position and velocity integrators to the position and velocity registers after a high-to-low transition on the SAMPLE signal. The fault register is also updated after a high-to-low transition on the SAMPLE signal. DB5/SDO Data Bit 5/Serial Data Output Bus. When the SOE pin is high, this pin acts as DB5, a three-state data output pin controlled by CS and RD. When the SOE pin is low, this pin acts as SDO, the serial data output bus controlled by CS and WR/FSYNC. The bits are clocked out on the rising edge of SCLK. DB/SDI Data Bit /Serial Data Input Bus. When the SOE pin is high, this pin acts as DB, a three-state data output pin controlled by CS and RD. When the SOE pin is low, this pin acts as SDI, the serial data input bus controlled by CS and WR/FSYNC. The bits are clocked in on the falling edge of SCLK. Rev. Page of
9 ADS-EP Pin No. Mnemonic Description 3 DB3/SCLK Data Bit 3/Serial Clock. In parallel mode, this pin acts as DB3, a three-state data output pin controlled by CS and RD. In serial mode, this pin acts as the serial clock input. to DB to Data Bit to Data Bit 9. Three-state data output pins controlled by CS and RD. 7 DB9 V DRIVE Logic Power Supply Input. The voltage supplied at this pin determines at what voltage the interface operates. Decouple this pin to DGND. The voltage range on this pin is.3 V to 5.5 V and may be different from the voltage range at AV DD and DV DD but should never exceed either by more than.3 V. DB Data Bit. Three-state data output pin controlled by CS and RD. to DB7 to DB Data Bit 7 to Data Bit. Three-state data input/output pins controlled by CS, RD, and WR/FSYNC. 9 A Incremental Encoder Emulation Output A. Logic output. This output is free running and is valid if the resolver format input signals applied to the converter are valid. 3 B Incremental Encoder Emulation Output B. Logic output. This output is free running and is valid if the resolver format input signals applied to the converter are valid. 3 NM North Marker Incremental Encoder Emulation Output. Logic output. This output is free running and is valid if the resolver format input signals applied to the converter are valid. 3 DIR Direction. Logic output. This output is used in conjunction with the incremental encoder emulation outputs. The DIR output indicates the direction of the input rotation and is high for increasing angular rotation. 33 RESET Reset. Logic input. The ADS-EP requires an external reset signal to hold the RESET input low until V DD is within the specified operating range of.75 V to 5.5 V. 3 LOT Loss of Tracking. Logic output. Loss of tracking (LOT) is indicated by a logic low on the LOT pin and is not latched. 35 DOS Degradation of Signal. Logic output. Degradation of signal (DOS) is detected when either resolver input (sine or cosine) exceeds the specified DOS sine/cosine threshold or when an amplitude mismatch occurs between the sine and cosine input voltages. DOS is indicated by a logic low on the DOS pin. 3 A Mode Select. Logic input. A in conjunction with A allows the mode of the ADS-EP to be selected. 37 A Mode Select. Logic input. A in conjunction with A allows the mode of the ADS-EP to be selected. 3 EXC Excitation Frequency. Analog output. An on-board oscillator provides the sinusoidal excitation signal (EXC) and its complement signal (EXC) to the resolver. The frequency of this reference signal is programmable via the excitation frequency register. 39 EXC Excitation Frequency Complement. Analog output. An on-board oscillator provides the sinusoidal excitation signal (EXC) and its complement signal (EXC) to the resolver. The frequency of this reference signal is programmable via the excitation frequency register. AGND Analog Ground. This pin is the ground reference points for analog circuitry on the ADS-EP. Refer all analog input signals and any external reference signal to this AGND voltage. Connect the AGND pin to the AGND plane of a system. The AGND and DGND voltages should ideally be at the same potential and must not be more than.3 V apart, even on a transient basis. SIN Positive Analog Input of Differential SIN/SINLO Pair. The input range is.3 V p-p to. V p-p. SINLO Negative Analog Input of Differential SIN/SINLO Pair. The input range is.3 V p-p to. V p-p. 3 AV DD Analog Supply Voltage,.75 V to 5.5 V. This pin is the supply voltage for all analog circuitry on the ADS-EP. The AV DD and DV DD voltages ideally should be at the same potential and must not be more than.3 V apart, even on a transient basis. COSLO Negative Analog Input of Differential COS/COSLO Pair. The input range is.3 V p-p to. V p-p. 5 COS Positive Analog Input of Differential COS/COSLO Pair. The input range is.3 V p-p to. V p-p. REFBYP Reference Bypass. Connect reference decoupling capacitors at this pin. Typical recommended values are µf and. µf. 7 REFOUT Voltage Reference Output. RES Resolution Select. Logic input. RES in conjunction with RES allows the resolution of the ADS-EP to be programmed. Rev. Page 9 of
10 ADS-EP TYPICAL PERFORMANCE CHARACTERISTICS T A = 5 C, AV DD = DV DD = V DRIVE = 5 V, SIN/SINLO = 3.5 V p-p, COS/COSLO = 3.5 V p-p, CLKIN =.9 MHz, unless otherwise noted. HITS PER CODE HITS PER CODE CODE Figure 3. Typical -Bit Angular Accuracy Histogram Of Codes,, Samples CODE Figure. Typical -Bit Angular Accuracy Histogram of Codes,, Samples, Hysteresis Disabled 95- HITS PER CODE HITS PER CODE CODE Figure. Typical -Bit Angular Accuracy Histogram of Codes,, Samples, Hysteresis Disabled CODES Figure 7. Typical -Bit Angular Accuracy Histogram of Codes,, Samples, Hysteresis Enabled 95-7 HITS PER CODE HITS PER CODE CODES Figure 5. Typical -Bit Angular Accuracy Histogram of Codes,, Samples, Hysteresis Enabled CODE Figure. Typical -Bit Angular Accuracy Histogram of Codes,, Samples, Hysteresis Disabled 95- Rev. Page of
11 ADS-EP HITS PER CODE CODES Figure 9. Typical -Bit Angular Accuracy Histogram of Codes,, Samples, Hysteresis Enabled 95-3 ANGLE (Degrees) TIME (ms) Figure. Typical -Bit Step Response 95- ANGLE (Degrees) 3 3 TIME (ms) Figure. Typical -Bit Step Response 95- ANGLE (Degrees) TIME (ms) Figure 3. Typical -Bit Step Response 95-7 ANGLE (Degrees) TIME (ms) Figure. Typical -Bit Step Response 95-9 ANGLE (Degrees) TIME (ms) Figure. Typical -Bit 79 Step Response 95- Rev. Page of
12 ADS-EP 5 -BIT 5 ANGLE (Degrees) MAGNITUDE (db) BIT -BIT -BIT TIME (ms) Figure 5. Typical -Bit 79 Step Response k k k FREQUENCY (Hz) Figure. Typical System Magnitude Response BIT ANGLE (Degrees) PHASE (db) -BIT -BIT -BIT TIME (ms) Figure. Typical -Bit 79 Step Response 95- k k k FREQUENCY (Hz) Figure 9. Typical System Phase Response ANGLE (Degrees) TIME (ms) Figure 7. Typical -Bit 79 Step Response 95- TRACKING ERROR (Degrees) ACCELERATION (rps ) Figure. Typical -Bit Tracking Error vs. Acceleration 95- Rev. Page of
13 ADS-EP 9 9 TRACKING ERROR (Degrees) TRACKING ERROR (Degrees) ACCELERATION (rps ) Figure. Typical -Bit Tracking Error vs. Acceleration 95- ACCELERATION (rps ) Figure 3. Typical -Bit Tracking Error vs. Acceleration TRACKING ERROR (Degrees) ACCELERATION (rps ) Figure. Typical -Bit Tracking Error vs. Acceleration 95- Rev. Page 3 of
14 ADS-EP OUTLINE DIMENSIONS MAX SQ SEATING PLANE VIEW A ROTATED 9 CCW COPLANARITY 3 VIEW A.5 BSC LEAD PITCH PIN COMPLIANT TO JEDEC STANDARDS MS--BBC TOP VIEW (PINS DOWN) Figure. -Lead Low Profile Quad Flat Package [LQFP] (ST-) Dimensions shown in millimeters SQ. ORDERING GUIDE Model Temperature Range Package Description Package Option ADSSST-EP-RL7 55 C to +5 C -Lead LQFP ST- 57-A Rev. Page of
15 ADS-EP NOTES Rev. Page 5 of
16 ADS-EP NOTES Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D95--/() Rev. Page of
Variable Resolution, 10-Bit to 16-Bit R/D Converter with Reference Oscillator AD2S1210
Variable Resolution, 1-Bit to 16-Bit R/D Converter with Reference Oscillator ADS11 FEATURES Complete monolithic resolver-to-digital converter 315 rps maximum tracking rate (1-bit resolution) ±.5 arc minutes
More informationNTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter
NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter Description: The NTE2053 is a CMOS 8 bit successive approximation Analog to Digital converter in a 20 Lead DIP type package which uses a differential
More informationHigh Common-Mode Rejection. Differential Line Receiver SSM2141. Fax: 781/461-3113 FUNCTIONAL BLOCK DIAGRAM FEATURES. High Common-Mode Rejection
a FEATURES High Common-Mode Rejection DC: 00 db typ 60 Hz: 00 db typ 20 khz: 70 db typ 40 khz: 62 db typ Low Distortion: 0.00% typ Fast Slew Rate: 9.5 V/ s typ Wide Bandwidth: 3 MHz typ Low Cost Complements
More informationPrecision, Unity-Gain Differential Amplifier AMP03
a FEATURES High CMRR: db Typ Low Nonlinearity:.% Max Low Distortion:.% Typ Wide Bandwidth: MHz Typ Fast Slew Rate: 9.5 V/ s Typ Fast Settling (.%): s Typ Low Cost APPLICATIONS Summing Amplifiers Instrumentation
More informationDATA SHEET. TDA1543 Dual 16-bit DAC (economy version) (I 2 S input format) INTEGRATED CIRCUITS
INTEGRATED CIRCUITS DATA SHEET File under Integrated Circuits, IC01 February 1991 FEATURES Low distortion 16-bit dynamic range 4 oversampling possible Single 5 V power supply No external components required
More informationCold-Junction-Compensated K-Thermocoupleto-Digital Converter (0 C to +1024 C)
19-2235; Rev 1; 3/02 Cold-Junction-Compensated K-Thermocoupleto-Digital General Description The performs cold-junction compensation and digitizes the signal from a type-k thermocouple. The data is output
More informationICS650-44 SPREAD SPECTRUM CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS650-44 Description The ICS650-44 is a spread spectrum clock synthesizer intended for video projector and digital TV applications. It generates three copies of an EMI optimized 50 MHz clock
More informationHigh Voltage Current Shunt Monitor AD8212
High Voltage Current Shunt Monitor AD822 FEATURES Adjustable gain High common-mode voltage range 7 V to 65 V typical 7 V to >500 V with external pass transistor Current output Integrated 5 V series regulator
More informationADXL345-EP. 3-Axis, ±2 g/±4 g/±8 g/±16 g Digital Accelerometer. Enhanced Product FEATURES GENERAL DESCRIPTION ENHANCED PRODUCT FEATURES APPLICATIONS
Enhanced Product 3-Axis, ±2 g/±4 g/±8 g/±16 g Digital Accelerometer FEATURES Ultralow power: as low as 23 µa in measurement mode and 0.1 µa in standby mode at VS = 2.5 V (typical) Power consumption scales
More informationRail-to-Rail, High Output Current Amplifier AD8397
Rail-to-Rail, High Output Current Amplifier AD8397 FEATURES Dual operational amplifier Voltage feedback Wide supply range from 3 V to 24 V Rail-to-rail output Output swing to within.5 V of supply rails
More informationICS514 LOCO PLL CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET
DATASHEET ICS514 Description The ICS514 LOCO TM is the most cost effective way to generate a high-quality, high-frequency clock output from a 14.31818 MHz crystal or clock input. The name LOCO stands for
More informationHigh-Speed, 5 V, 0.1 F CMOS RS-232 Driver/Receivers ADM202/ADM203
a FEATURES kb Transmission Rate ADM: Small (. F) Charge Pump Capacitors ADM3: No External Capacitors Required Single V Power Supply Meets EIA-3-E and V. Specifications Two Drivers and Two Receivers On-Board
More information+5 V Powered RS-232/RS-422 Transceiver AD7306
a FEATURES RS- and RS- on One Chip Single + V Supply. F Capacitors Short Circuit Protection Excellent Noise Immunity Low Power BiCMOS Technology High Speed, Low Skew RS- Operation C to + C Operations APPLICATIONS
More information3 V/5 V Low Power, Synchronous Voltage-to-Frequency Converter AD7740*
a FEATURES Synchronous Operation Full-Scale Frequency Set by External System Clock 8-Lead SOT-23 and 8-Lead MSOP Packages 3 V or 5 V Operation Low Power: 3 mw (Typ) Nominal Input Range: 0 to V REF True
More information10-Bit Digital Temperature Sensor in 6-Lead SOT-23 AD7814
a FEATURES 10-Bit Temperature-to-Digital Converter 55 C to +125 C Operating Temperature Range 2 C Accuracy SPI- and DSP-Compatible Serial Interface Shutdown Mode Space-Saving SOT-23 Package APPLICATIONS
More informationFeatures. Modulation Frequency (khz) VDD. PLL Clock Synthesizer with Spread Spectrum Circuitry GND
DATASHEET IDT5P50901/2/3/4 Description The IDT5P50901/2/3/4 is a family of 1.8V low power, spread spectrum clock generators capable of reducing EMI radiation from an input clock. Spread spectrum technique
More informationTRIPLE PLL FIELD PROG. SPREAD SPECTRUM CLOCK SYNTHESIZER. Features
DATASHEET ICS280 Description The ICS280 field programmable spread spectrum clock synthesizer generates up to four high-quality, high-frequency clock outputs including multiple reference clocks from a low-frequency
More informationLC 2 MOS Signal Conditioning ADC with RTD Excitation Currents AD7711
FEATURES Charge-Balancing ADC 24 Bits, No Missing Codes 0.0015% Nonlinearity 2-Channel Programmable Gain Front End Gains from 1 to 128 1 Differential Input 1 Single-Ended Input Low-Pass Filter with Programmable
More informationHigh Speed, Low Power Dual Op Amp AD827
a FEATURES High Speed 50 MHz Unity Gain Stable Operation 300 V/ms Slew Rate 120 ns Settling Time Drives Unlimited Capacitive Loads Excellent Video Performance 0.04% Differential Gain @ 4.4 MHz 0.198 Differential
More informationCMOS Switched-Capacitor Voltage Converters ADM660/ADM8660
CMOS Switched-Capacitor Voltage Converters ADM66/ADM866 FEATURES ADM66: Inverts or Doubles Input Supply Voltage ADM866: Inverts Input Supply Voltage ma Output Current Shutdown Function (ADM866) 2.2 F or
More informationADC12041 ADC12041 12-Bit Plus Sign 216 khz Sampling Analog-to-Digital Converter
ADC12041 ADC12041 12-Bit Plus Sign 216 khz Sampling Analog-to-Digital Converter Literature Number: SNAS106 ADC12041 12-Bit Plus Sign 216 khz Sampling Analog-to-Digital Converter General Description Operating
More informationIsolated AC Sine Wave Input 3B42 / 3B43 / 3B44 FEATURES APPLICATIONS PRODUCT OVERVIEW FUNCTIONAL BLOCK DIAGRAM
Isolated AC Sine Wave Input 3B42 / 3B43 / 3B44 FEATURES AC averaging technique used to rectify, amplify, and filter 50 Hz to 400 Hz sine-wave signals. Accepts inputs of between 20 mv to 550 V rms to give
More informationHigh Speed, Low Power Monolithic Op Amp AD847
a FEATURES Superior Performance High Unity Gain BW: MHz Low Supply Current:.3 ma High Slew Rate: 3 V/ s Excellent Video Specifications.% Differential Gain (NTSC and PAL).9 Differential Phase (NTSC and
More information12-Bit, 4-Channel Parallel Output Sampling ANALOG-TO-DIGITAL CONVERTER
For most current data sheet and other product information, visit www.burr-brown.com 12-Bit, 4-Channel Parallel Output Sampling ANALOG-TO-DIGITAL CONVERTER FEATURES SINGLE SUPPLY: 2.7V to 5V 4-CHANNEL INPUT
More informationwww.jameco.com 1-800-831-4242
Distributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. LF411 Low Offset, Low Drift JFET Input Operational Amplifier General Description
More informationQuad Low Offset, Low Power Operational Amplifier OP400
Data Sheet FEATURES Low input offset voltage: 5 µv maximum Low offset voltage drift over 55 C to 25 C:.2 μv/ C maximum Low supply current (per amplifier): 725 µa maximum High open-loop gain: 5 V/mV minimum
More informationVITESSE SEMICONDUCTOR CORPORATION. 16:1 Multiplexer. Timing Generator. CMU x16
Features 16:1 2.488 Gb/s Multiplexer Integrated PLL for Clock Generation - No External Components 16-bit Wide, Single-ended, ECL 100K Compatible Parallel Data Interface 155.52 MHz Reference Clock Frequency
More information1 TO 4 CLOCK BUFFER ICS551. Description. Features. Block Diagram DATASHEET
DATASHEET 1 TO 4 CLOCK BUFFER ICS551 Description The ICS551 is a low cost, high-speed single input to four output clock buffer. Part of IDT s ClockBlocks TM family, this is our lowest cost, small clock
More information1 pc Charge Injection, 100 pa Leakage CMOS 5 V/5 V/3 V 4-Channel Multiplexer ADG604
a FEATURES 1 pc Charge Injection (Over the Full Signal Range) 2.7 V to 5.5 V ual Supply 2.7 V to 5.5 ingle Supply Automotive Temperature Range: 4 C to +125 C 1 pa Max @ 25 C Leakage Currents 85 Typ On
More informationHigh-Speed, 5 V, 0.1 F CMOS RS-232 Drivers/Receivers ADM222/ADM232A/ADM242
a FEATURES 200 kb/s Transmission Rate Small (0. F) Charge Pump Capacitors Single V Power Supply Meets All EIA-232-E and V.2 Specifications Two Drivers and Two Receivers On-Board DC-DC Converters V Output
More informationICS379. Quad PLL with VCXO Quick Turn Clock. Description. Features. Block Diagram
Quad PLL with VCXO Quick Turn Clock Description The ICS379 QTClock TM generates up to 9 high quality, high frequency clock outputs including a reference from a low frequency pullable crystal. It is designed
More informationSPREAD SPECTRUM CLOCK GENERATOR. Features
DATASHEET ICS7152 Description The ICS7152-01, -02, -11, and -12 are clock generators for EMI (Electro Magnetic Interference) reduction (see below for frequency ranges and multiplier ratios). Spectral peaks
More informationHT9170 DTMF Receiver. Features. General Description. Selection Table
DTMF Receiver Features Operating voltage: 2.5V~5.5V Minimal external components No external filter is required Low standby current (on power down mode) General Description The HT9170 series are Dual Tone
More informationVoltage Output Temperature Sensor with Signal Conditioning AD22100
Voltage Output Temperature Sensor with Signal Conditioning AD22100 FEATURES 200 C temperature span Accuracy better than ±2% of full scale Linearity better than ±1% of full scale Temperature coefficient
More information4 OUTPUT PCIE GEN1/2 SYNTHESIZER IDT5V41186
DATASHEET IDT5V41186 Recommended Applications 4 Output synthesizer for PCIe Gen1/2 General Description The IDT5V41186 is a PCIe Gen2 compliant spread-spectrum-capable clock generator. The device has 4
More informationR EXT THERMISTOR. Maxim Integrated Products 1
19-2219; Rev 0; 2/02 Thermistor-to-Digital Converter General Description The converts an external thermistor s temperature-dependent resistance directly into digital form. The thermistor and an external
More informationHigh Speed, Low Cost, Triple Op Amp ADA4861-3
High Speed, Low Cost, Triple Op Amp ADA486-3 FEATURES High speed 73 MHz, 3 db bandwidth 625 V/μs slew rate 3 ns settling time to.5% Wide supply range: 5 V to 2 V Low power: 6 ma/amplifier. db flatness:
More information1.5 Ω On Resistance, ±15 V/12 V/±5 V, icmos, Dual SPDT Switch ADG1436
.5 Ω On Resistance, ±5 V/2 V/±5 V, icmos, Dual SPDT Switch ADG436 FEATURES.5 Ω on resistance.3 Ω on-resistance flatness. Ω on-resistance match between channels Continuous current per channel LFCSP package:
More information2 TO 4 DIFFERENTIAL PCIE GEN1 CLOCK MUX ICS557-06. Features
DATASHEET 2 TO 4 DIFFERENTIAL PCIE GEN1 CLOCK MUX ICS557-06 Description The ICS557-06 is a two to four differential clock mux designed for use in PCI-Express applications. The device selects one of the
More informationLow Noise, Matched Dual PNP Transistor MAT03
a FEATURES Dual Matched PNP Transistor Low Offset Voltage: 100 V Max Low Noise: 1 nv/ Hz @ 1 khz Max High Gain: 100 Min High Gain Bandwidth: 190 MHz Typ Tight Gain Matching: 3% Max Excellent Logarithmic
More informationTDA7448 6 CHANNEL VOLUME CONTROLLER 1 FEATURES 2 DESCRIPTION. Figure 1. Package
6 CHANNEL CONTROLLER FEATURES 6 CHANNEL INPUTS 6 CHANNEL OUTPUTS ATTENUATION RANGE OF 0 TO -79dB CONTROL IN.0dB STEPS 6 CHANNEL INDEPENDENT CONTROL ALL FUNCTION ARE PROGRAMMABLE VIA SERIAL BUS DESCRIPTION
More informationICS650-01 SYSTEM PERIPHERAL CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DATASHEET ICS650-01 Description The ICS650-01 is a low-cost, low-jitter, high-performance clock synthesizer for system peripheral applications. Using analog/digital Phase-Locked Loop (PLL) techniques,
More information24-Bit, 8.5 mw, 109 db, 128 ksps/64 ksps/32 ksps ADCs AD7766
4-Bit, 8.5 mw, 19 db, 18 ksps/64 ksps/3 ksps ADCs FEATURES Oversampled successive approximation (SAR) architecture High performance ac and dc accuracy, low power 115.5 db dynamic range, 3 ksps (-) 11.5
More informationDS2187 Receive Line Interface
Receive Line Interface www.dalsemi.com FEATURES Line interface for T1 (1.544 MHz) and CEPT (2.048 MHz) primary rate networks Extracts clock and data from twisted pair or coax Meets requirements of PUB
More informationLF442 Dual Low Power JFET Input Operational Amplifier
LF442 Dual Low Power JFET Input Operational Amplifier General Description The LF442 dual low power operational amplifiers provide many of the same AC characteristics as the industry standard LM1458 while
More informationSupertex inc. HV256. 32-Channel High Voltage Amplifier Array HV256. Features. General Description. Applications. Typical Application Circuit
32-Channel High Voltage Amplifier Array Features 32 independent high voltage amplifiers 3V operating voltage 295V output voltage 2.2V/µs typical output slew rate Adjustable output current source limit
More informationHA-5104/883. Low Noise, High Performance, Quad Operational Amplifier. Features. Description. Applications. Ordering Information. Pinout.
HA5104/883 April 2002 Features This Circuit is Processed in Accordance to MILSTD 883 and is Fully Conformant Under the Provisions of Paragraph 1.2.1. Low Input Noise Voltage Density at 1kHz. 6nV/ Hz (Max)
More informationLow Voltage Microphone Preamplifier with Variable Compression and Noise Gating SSM2167
Data Sheet Low Voltage Microphone Preamplifier with Variable Compression and Noise Gating SSM267 FEATURES PIN CONFIGURATION Complete microphone conditioner in a 0-lead package Single 3 V operation Low
More informationHow To Power A Power Supply On A Microprocessor (Mii) Or Microprocessor Power Supply (Miio) (Power Supply) (Microprocessor) (Miniio) Or Power Supply Power Control (Power) (Mio) Power Control
November 200 HI-010, HI-110 CMOS High oltage Display Driver GENERAL DESCRIPTION PIN CONFIGURATION (Top iew) The HI-010 & HI-110 high voltage display drivers are constructed of MOS P Channel and N Channel
More informationMicroMag3 3-Axis Magnetic Sensor Module
1008121 R01 April 2005 MicroMag3 3-Axis Magnetic Sensor Module General Description The MicroMag3 is an integrated 3-axis magnetic field sensing module designed to aid in evaluation and prototyping of PNI
More informationHigh Accuracy, Ultralow IQ, 1 A, anycap Low Dropout Regulator ADP3338
High Accuracy, Ultralow IQ, 1 A, anycap Low Dropout Regulator ADP3338 FEATURES High accuracy over line and load: ±.8% @ 25 C, ±1.4% over temperature Ultralow dropout voltage: 19 mv (typ) @ 1 A Requires
More informationMAX14760/MAX14762/MAX14764 Above- and Below-the-Rails Low-Leakage Analog Switches
19-652; Rev 1; 8/12 EVALUATION KIT AVAILABLE MAX1476// General Description The MAX1476// analog switches are capable of passing bipolar signals that are beyond their supply rails. These devices operate
More informationSG2525A SG3525A REGULATING PULSE WIDTH MODULATORS
SG2525A SG3525A REGULATING PULSE WIDTH MODULATORS 8 TO 35 V OPERATION 5.1 V REFERENCE TRIMMED TO ± 1 % 100 Hz TO 500 KHz OSCILLATOR RANGE SEPARATE OSCILLATOR SYNC TERMINAL ADJUSTABLE DEADTIME CONTROL INTERNAL
More informationLTC1390 8-Channel Analog Multiplexer with Serial Interface U DESCRIPTIO
FEATRES -Wire Serial Digital Interface Data Retransmission Allows Series Connection with Serial A/D Converters Single V to ±V Supply Operation Analog Inputs May Extend to Supply Rails Low Charge Injection
More informationSerial Input, Voltage Output 12-/14-Bit Digital-to-Analog Converters AD5530/AD5531
Serial Input, Voltage Output 2-/4-Bit Digital-to-Analog Converters AD553/AD553 FEATURES FUNCTIONAL BLOCK DIAGRAM Pin-compatible 2-, 4-bit digital-to-analog converters Serial input, voltage output Maximum
More informationV CC TOP VIEW. f SSO = 20MHz to 134MHz (DITHERED)
19-013; Rev 1; 10/11 0MHz to 13MHz Spread-Spectrum General Description The is a spread-spectrum clock modulator IC that reduces EMI in high clock-frequency-based, digital electronic equipment. Using an
More information24-Bit Analog-to-Digital Converter (ADC) for Weigh Scales FEATURES S8550 VFB. Analog Supply Regulator. Input MUX. 24-bit Σ ADC. PGA Gain = 32, 64, 128
24-Bit Analog-to-Digital Converter (ADC) for Weigh Scales DESCRIPTION Based on Avia Semiconductor s patented technology, HX711 is a precision 24-bit analogto-digital converter (ADC) designed for weigh
More informationINTEGRATED CIRCUITS. NE558 Quad timer. Product data Supersedes data of 2001 Aug 03. 2003 Feb 14
INTEGRATED CIRCUITS Supersedes data of 2001 Aug 03 2003 Feb 14 DESCRIPTION The Quad Timers are monolithic timing devices which can be used to produce four independent timing functions. The output sinks
More informationADS9850 Signal Generator Module
1. Introduction ADS9850 Signal Generator Module This module described here is based on ADS9850, a CMOS, 125MHz, and Complete DDS Synthesizer. The AD9850 is a highly integrated device that uses advanced
More informationVery Low Noise, 24-Bit Analog-to-Digital Converter
ADS1255 FEATURES 24 Bits, No Missing Codes All Data Rates and PGA Settings Up to 23 Bits Noise-Free Resolution ±.1% Nonlinearity (max) Data Output Rates to 3kSPS Fast Channel Cycling 18.6 Bits Noise-Free
More informationFUNCTIONAL BLOCK DIAGRAM 3V TO 5V (ADC REF) ST2 ST1 TEMP V RATIO SELF-TEST @ 25 C MECHANICAL SENSOR AC AMP CHARGE PUMP AND VOLTAGE REGULATOR
Data Sheet FEATURES Complete rate gyroscope on a single chip Z-axis (yaw rate) response 2 /hour bias stability.2 / second angle random walk High vibration rejection over a wide frequency 1, g powered shock
More informationAAT3520/2/4 MicroPower Microprocessor Reset Circuit
General Description Features PowerManager The AAT3520 series of PowerManager products is part of AnalogicTech's Total Power Management IC (TPMIC ) product family. These microprocessor reset circuits are
More information±1 C Accurate, 13-Bit, Digital Temperature Sensor ADT7301
± C Accurate, 3-Bit, Digital Temperature Sensor ADT73 FEATURES 3-bit temperature-to-digital converter 4 C to +5 C operating temperature range ±.5 C typical accuracy.35 C temperature resolution Shutdown
More informationLow Cost Instrumentation Amplifier AD622
Data Sheet FEATURES Easy to use Low cost solution Higher performance than two or three op amp design Unity gain with no external resistor Optional gains with one external resistor (Gain range: 2 to 000)
More informationCMOS 1.8 V to 5.5 V, 2.5 Ω SPDT Switch/2:1 Mux in Tiny SC70 Package ADG779
CMO 1.8 V to 5.5 V, 2.5 Ω PT witch/2:1 Mux in Tiny C70 Package AG779 FEATURE 1.8 V to 5.5 V single supply 2.5 Ω on resistance 0.75 Ω on-resistance flatness 3 db bandwidth >200 MHz Rail-to-rail operation
More informationINTEGRATED CIRCUITS DATA SHEET. TDA7000 FM radio circuit. Product specification File under Integrated Circuits, IC01
INTEGRATED CIRCUITS DATA SHEET File under Integrated Circuits, IC01 May 1992 GENERAL DESCRIPTION The is a monolithic integrated circuit for mono FM portable radios, where a minimum on peripheral components
More informationDRM compatible RF Tuner Unit DRT1
FEATURES DRM compatible RF Tuner Unit DRT1 High- Performance RF Tuner Frequency Range: 10 KHz to 30 MHz Input ICP3: +13,5dBm, typ. Noise Figure @ full gain: 14dB, typ. Receiver Factor: -0,5dB, typ. Input
More informationLC7218, 7218M, 7218JM
Ordering number : EN4758B CMOS LSI LC7218, 7218M, 7218JM PLL Frequency Synthesizer for Electronic Tuning in AV Systems Overview The LC7218, LC7218M and LC7218JM are PLL frequency synthesizers for electronic
More informationLF412 Low Offset Low Drift Dual JFET Input Operational Amplifier
LF412 Low Offset Low Drift Dual JFET Input Operational Amplifier General Description These devices are low cost high speed JFET input operational amplifiers with very low input offset voltage and guaranteed
More information5 kv rms Signal Isolated High Speed CAN Transceiver with Bus Protection ADM3054
Data Sheet 5 kv rms Signal Isolated High Speed CAN Transceiver with Bus Protection FEATURES 5 kv rms signal isolated CAN transceiver 5 V or 3.3 V operation on V DD1 5 V operation on V DD2 V DD2SENSE to
More information16-Channel, 1 MSPS, 12-Bit ADC with Sequencer in 28-Lead TSSOP AD7490
Data Sheet FEATURES Fast throughput rate: 1 MSPS Specified for VDD of 2.7 V to 5.25 V Low power at maximum throughput rates 5.4 mw maximum at 870 ksps with 3 V supplies 12.5 mw maximum at 1 MSPS with 5
More informationLM118/LM218/LM318 Operational Amplifiers
LM118/LM218/LM318 Operational Amplifiers General Description The LM118 series are precision high speed operational amplifiers designed for applications requiring wide bandwidth and high slew rate. They
More informationWide Bandwidth, Fast Settling Difet OPERATIONAL AMPLIFIER
Wide Bandwidth, Fast Settling Difet OPERATIONAL AMPLIFIER FEATURES HIGH GAIN-BANDWIDTH: 35MHz LOW INPUT NOISE: 1nV/ Hz HIGH SLEW RATE: V/µs FAST SETTLING: 24ns to.1% FET INPUT: I B = 5pA max HIGH OUTPUT
More informationDS1621 Digital Thermometer and Thermostat
Digital Thermometer and Thermostat www.dalsemi.com FEATURES Temperature measurements require no external components Measures temperatures from 55 C to +125 C in 0.5 C increments. Fahrenheit equivalent
More informationAP331A XX G - 7. Lead Free G : Green. Packaging (Note 2)
Features General Description Wide supply Voltage range: 2.0V to 36V Single or dual supplies: ±1.0V to ±18V Very low supply current drain (0.4mA) independent of supply voltage Low input biasing current:
More information24-Bit, 96kHz BiCMOS Sign-Magnitude DIGITAL-TO-ANALOG CONVERTER
49% FPO 24-Bit, 96kHz BiCMOS Sign-Magnitude DIGITAL-TO-ANALOG CONVERTER TM FEATURES SAMPLING FREQUEY (f S ): 16kHz to 96kHz 8X OVERSAMPLING AT 96kHz INPUT AUDIO WORD: 20-, 24-Bit HIGH PERFORMAE: Dynamic
More informationPush-Pull FET Driver with Integrated Oscillator and Clock Output
19-3662; Rev 1; 5/7 Push-Pull FET Driver with Integrated Oscillator General Description The is a +4.5V to +15V push-pull, current-fed topology driver subsystem with an integrated oscillator for use in
More informationMCP3901. Two Channel Analog Front End. Description. Features. Package Type. Applications
Two Channel Analog Front End MCP3901 Features Two synchronous sampling 16/24-bit resolution Delta-Sigma A/D Converters with proprietary multi-bit architecture 91 db SINAD, -104 dbc THD (up to 35 th harmonic),
More informationSingle-Supply, Rail-to-Rail, Low Power, FET Input Op Amp AD820
Single-Supply, Rail-to-Rail, Low Power, FET Input Op Amp AD82 FEATURES True single-supply operation Output swings rail-to-rail Input voltage range extends below ground Single-supply capability from 5 V
More informationLM380 Audio Power Amplifier
LM380 Audio Power Amplifier General Description The LM380 is a power audio amplifier for consumer application. In order to hold system cost to a minimum, gain is internally fixed at 34 db. A unique input
More informationLM101A LM201A LM301A Operational Amplifiers
LM101A LM201A LM301A Operational Amplifiers General Description The LM101A series are general purpose operational amplifiers which feature improved performance over industry standards like the LM709 Advanced
More informationFEATURES DESCRIPTIO APPLICATIO S. LTC1451 LTC1452/LTC1453 12-Bit Rail-to-Rail Micropower DACs in SO-8 TYPICAL APPLICATIO
12-Bit Rail-to-Rail Micropower DACs in SO-8 FEATRES 12-Bit Resolution Buffered True Rail-to-Rail Voltage Output 3V Operation (LTC1453), I CC : 250µA Typ 5V Operation (), I CC : 400µA Typ 3V to 5V Operation
More informationAdvanced Monolithic Systems
Advanced Monolithic Systems FEATURES Three Terminal Adjustable or Fixed oltages* 1.5, 1.8, 2.5, 2.85, 3.3 and 5. Output Current of 1A Operates Down to 1 Dropout Line Regulation:.2% Max. Load Regulation:.4%
More information74LS193 Synchronous 4-Bit Binary Counter with Dual Clock
74LS193 Synchronous 4-Bit Binary Counter with Dual Clock General Description The DM74LS193 circuit is a synchronous up/down 4-bit binary counter. Synchronous operation is provided by having all flip-flops
More informationFeatures. Applications
LM555 Timer General Description The LM555 is a highly stable device for generating accurate time delays or oscillation. Additional terminals are provided for triggering or resetting if desired. In the
More informationTL082 Wide Bandwidth Dual JFET Input Operational Amplifier
TL082 Wide Bandwidth Dual JFET Input Operational Amplifier General Description These devices are low cost high speed dual JFET input operational amplifiers with an internally trimmed input offset voltage
More informationSG1731/SG2731/SG3731. Description. Features. High Reliability Features. Block Diagram DC MOTOR PULSE WIDTH MODULATOR
DC MOTOR PULSE WIDTH MODULATOR SG1731/SG2731/SG3731 Description The SG1731 is a pulse width modulator circuit designed specifically for DC motor control. It provides a bi-directional pulse train output
More informationFM75 Low-Voltage Two-Wire Digital Temperature Sensor with Thermal Alarm
Low-Voltage Two-Wire Digital Temperature Sensor with Thermal Alarm Features User Configurable to 9, 10, 11 or 12-bit Resolution Precision Calibrated to ±1 C, 0 C to 100 C Typical Temperature Range: -40
More informationDM74LS373/DM74LS374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops
DM74LS373/DM74LS374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops General Description These 8-bit registers feature totem-pole 3-STATE outputs designed specifically for driving
More informationHigh Accuracy, Ultralow IQ, 1.5 A, anycap Low Dropout Regulator ADP3339
Data Sheet High Accuracy, Ultralow IQ,.5 A, anycap Low Dropout Regulator FEATURES FUNCTIONAL BLOCK DIAGRAM High accuracy over line and load: ±.9% at 5 C, ±.5% over temperature Ultralow dropout voltage:
More informationLDS8720. 184 WLED Matrix Driver with Boost Converter FEATURES APPLICATION DESCRIPTION TYPICAL APPLICATION CIRCUIT
184 WLED Matrix Driver with Boost Converter FEATURES High efficiency boost converter with the input voltage range from 2.7 to 5.5 V No external Schottky Required (Internal synchronous rectifier) 250 mv
More informationTS321 Low Power Single Operational Amplifier
SOT-25 Pin Definition: 1. Input + 2. Ground 3. Input - 4. Output 5. Vcc General Description The TS321 brings performance and economy to low power systems. With high unity gain frequency and a guaranteed
More informationAS2815. 1.5A Low Dropout Voltage Regulator Adjustable & Fixed Output, Fast Response
1.5A Low Dropout oltage Regulator Adjustable & Fixed Output, Fast Response FEATURES Adjustable Output Down To 1.2 Fixed Output oltages 1.5, 2.5, 3.3, 5.0 Output Current of 1.5A Low Dropout oltage 1.1 Typ.
More informationICL232. +5V Powered, Dual RS-232 Transmitter/Receiver. Description. Features. Ordering Information. Applications. Functional Diagram.
ICL August V Powered, Dual RS Transmitter/Receiver Features Meets All RSC and V. Specifications Requires Only Single V Power Supply Onboard Voltage Doubler/Inverter Low Power Consumption Drivers ±V Output
More informationRail-to-Rail, Very Fast, 2.5 V to 5.5 V, Single-Supply TTL/CMOS Comparators ADCMP600/ADCMP601/ADCMP602
Rail-to-Rail, Very Fast, 2.5 V to 5.5 V, Single-Supply TTL/CMOS Comparators ADCMP600/ADCMP601/ADCMP602 FEATURES Fully specified rail to rail at V CC = 2.5 V to 5.5 V Input common-mode voltage from 0.2
More informationDM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock
September 1986 Revised March 2000 DM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock General Description The DM74LS193 circuit is a synchronous up/down 4-bit binary counter. Synchronous operation
More informationOn/Off Controller with Debounce and
19-4128; Rev ; 5/8 On/Off Controller with Debounce and General Description The is a pushbutton on/off controller with a single switch debouncer and built-in latch. It accepts a noisy input from a mechanical
More informationOBSOLETE. Omnidirectional Microphone with Bottom Port and Digital Output ADMP421. Data Sheet GENERAL DESCRIPTION FEATURES APPLICATIONS
Data Sheet Omnidirectional Microphone with Bottom Port and Digital Output FEATURES Small and thin 3 mm 4 mm 1 mm surface-mount package High SNR of 61 dba High sensitivity of 26 dbfs Flat frequency response
More informationLM139/LM239/LM339/LM2901/LM3302 Low Power Low Offset Voltage Quad Comparators
Low Power Low Offset Voltage Quad Comparators General Description The LM139 series consists of four independent precision voltage comparators with an offset voltage specification as low as 2 mv max for
More informationTS555. Low-power single CMOS timer. Description. Features. The TS555 is a single CMOS timer with very low consumption:
Low-power single CMOS timer Description Datasheet - production data The TS555 is a single CMOS timer with very low consumption: Features SO8 (plastic micropackage) Pin connections (top view) (I cc(typ)
More information