Introduction to Exploration and Optimization of Multiprocessor Embedded Architectures based on Networks On-Chip

Size: px
Start display at page:

Download "Introduction to Exploration and Optimization of Multiprocessor Embedded Architectures based on Networks On-Chip"

Transcription

1 Introduction to Exploration and Optimization of Multiprocessor Embedded Architectures based on Networks On-Chip Cristina SILVANO Politecnico di Milano, Milano (Italy)

2 Talk Outline Introduction Recent research at Politecnico di Milano: PIRATE Network-on-Chip (NoC) Architecture and Framework GRAPES Multiprocessor System-on-Chip (MPSoC) Exploration and Optimization Framework MPSoC Architecture Optimizations Conclusions and Future Works C. SILVANO Politecnico di Milano 2

3 Introduction and Motivation Multiprocessor System-on-Chip (MPSoC) platforms represent the dominating trend for embedded portable multimedia applications. To meet the communication requirements of large MPSoCs, the Network-on-Chip (NoC) paradigm is emerging as design methodology Increasing interest in NoC modeling and simulation frameworks to speed up power/performance exploration and to support flexible architecture specification C. SILVANO Politecnico di Milano 3

4 On-chip Buses Scalability limitation of shared-bus solutions IP1 IP2 IP3 IP4 SHARED BUS IP5 IP6 IP7 IP8 Other bus topologies IP1 IP2 IP3 IP4 Clustering and Bridging MultiLayer/MultiBus C. SILVANO Politecnico di Milano 4

5 Network-on-Chip: Basic Idea To derive from traditional large-scale multiprocessors and wide-area networks an on-chip micro-network on which packet-based communication occurs through routers (switches) and multi-hop routing paths. router C. SILVANO Politecnico di Milano 5

6 Network-on-Chip NoC definition: A flexible and scalable packetbased on-chip micro-network designed according to a layered methodology. NoC architecure: Characterized by higher scalability and bandwidth with respect to previous on-chip interconnections NoC methodology: To design and to explore communication-centric MPSoC platforms NoC approach compatible with IP core design for reuse philosophy. Does NoC represent evolution or revolution? C. SILVANO Politecnico di Milano 6

7 Why NoC Approach? Modularity and scalability High bandwidth Communication concurrency and resources sharing Energy efficiency Reliable Interconnect Quality-of-Service Support C. SILVANO Politecnico di Milano 7

8 Previous Works Several Network-on-Chip architectures have been recently proposed in literature: SPIN (A. Greiner - LIP) CLICHÉ (Royal Institute of Technology, Stockholm) STNoC (STMicroelectronics) ÆTHEREAL (Philips) MANGO (DTU) Xpipes (University of Bologna) Butterfly Fat Tree (University of British Columbia) Some commercial solutions: Arteris (Tool NoCexplorer and NoCcompiler based on Danube NOC IP Library) Sonics (Tool Smart Interconnect e Sonics Studio based on SonicsMX Micronetwork) C. SILVANO Politecnico di Milano 8

9 PIRATE NoC Politecnico di Milano PIRATE is a highly configurable Network-on- Chip architecture Composed of configurable interconnection components Topology-independent infrastructure PIRATE design and simulation framework for fast exploration of the interconnection design space SystemC TLM simulation models generator Synthesizable RTL models generator Energy estimation framework C. SILVANO Politecnico di Milano 9

10 PIRATE NoC Architecture NoC composed of parameterizable network components (routers, network interfaces, etc.) connected by arbitrary network topology (ring, mesh, octagon, etc.) IP1 IP2 IP3 IP4 NI NI NI NI Input Queues ROUTER Crossbar Output Queues NoC NI NI NI NI IP5 IP6 IP7 IP8 Router Controller C. SILVANO Politecnico di Milano 10

11 NoC Topology Selection Regular topologies Suitable for interconnecting homogeneous cores in MPSoCs Irregular (Custom) topologies Suitable for heterogeneous MPSoCs characterized by critical communication bottlenecks and non-uniform IPblock sizes C. SILVANO Politecnico di Milano 11

12 Examples of NoC Regular Topologies Ring Mesh Torus Router Resource Cube Fat Tree C. SILVANO Politecnico di Milano 12

13 Examples of NoC Regular Topologies Cube 4 5 STM Octagon Diameter (max # of hops between 2 nodes) = 2 STM Spidergon for N=16 nodes Diameter = 4 Regular and Symmetric Topologies Fixed Degree (# of link per node) = 3 C. SILVANO Politecnico di Milano 13

14 Spidergon Layout Spidergon layout for N = 16 Nodes Logical scheme far from physical floorplanning Bisection = 4 C. SILVANO Politecnico di Milano 14

15 Example of NoC Custom Topologies C. SILVANO Politecnico di Milano 15

16 Network Interface NI Kernel is resourceindependent and it depends on network protocol NI Shell is resourcedependent C. SILVANO Politecnico di Milano 16

17 Network Interface: Main Tasks Communication protocol conversion (from resource protocol to network protocol and viceversa) To hide details on network protocol to IP cores (so they can be developed independently of the communication infrastructure) Data packetization: packet assembly, delivery and disassembly Packet TAIL PAYLOAD HEADER C. SILVANO Politecnico di Milano 17

18 PIRATE NoC Router Input Queues Output Queues LC LC from NI to NI Input Ports from R. LC LC Crossbar Switch LC LC to R. Output Ports LC LC from L VCC Routing & Arbitration VCC to L C. SILVANO Politecnico di Milano 18

19 PIRATE NoC Router 3-stage pipeline architecture: INPUT, CROSSBAR, OUTPUT Router parameterizable in terms of: Number of I/O ports Number of virtual channels for each physical link Length of I/O buffer queues Datapath size Link Controller: To synchronize the flow on the physical channel between adjacent routers Virtual Channel Controller: To multiplex/demultiplex virtual channels to the time-shared physical channel Crossbar Switch: To fully connect input buffers to output buffers in one-stage C. SILVANO Politecnico di Milano 19

20 PIRATE NoC Switching and Routing Wormhole switching Packets are in turns divided into flits Pipelining on a flit basis Small buffers (flit granularity fits better on-chip needs) Packet TAIL PAYLOAD HEADER Flit Type: last subsequent first Distributed routing with Best Effort service level Deterministic routing (No adaptive schemes) Fully static routing paths (table-based) Round-robin priority-based arbitration C. SILVANO Politecnico di Milano 20

21 Example of Virtual Channels The physical channel is time-shared by virtual channels Example of virtual channels composed of a pair of flit buffers connected to a shared physical channel R0 R1 R2 Packet Packet < R3 C. SILVANO Politecnico di Milano 21

22 Layered Approach: TCP/IP Stack vs NoC Stack TCP/IP STACK Application (FTP, HTTP, ) Transport (TCP, UDP) Network (IP) Physical (Ethernet, ATM, ) NoC STACK Application (System and Application) Transport (Network Interface) Network (Router) Physical (Physical Links) C. SILVANO Politecnico di Milano 22

23 Summary Network-on-Chip represents a new communication paradigm: Wide open area for research! Future works: Think about power, performance, fault-tolerance, quality-of-service and thermal aspects MPSoC architecture optimizations exploiting NoC features C. SILVANO Politecnico di Milano 47

Lecture 18: Interconnection Networks. CMU 15-418: Parallel Computer Architecture and Programming (Spring 2012)

Lecture 18: Interconnection Networks. CMU 15-418: Parallel Computer Architecture and Programming (Spring 2012) Lecture 18: Interconnection Networks CMU 15-418: Parallel Computer Architecture and Programming (Spring 2012) Announcements Project deadlines: - Mon, April 2: project proposal: 1-2 page writeup - Fri,

More information

Interconnection Networks. Interconnection Networks. Interconnection networks are used everywhere!

Interconnection Networks. Interconnection Networks. Interconnection networks are used everywhere! Interconnection Networks Interconnection Networks Interconnection networks are used everywhere! Supercomputers connecting the processors Routers connecting the ports can consider a router as a parallel

More information

Hyper Node Torus: A New Interconnection Network for High Speed Packet Processors

Hyper Node Torus: A New Interconnection Network for High Speed Packet Processors 2011 International Symposium on Computer Networks and Distributed Systems (CNDS), February 23-24, 2011 Hyper Node Torus: A New Interconnection Network for High Speed Packet Processors Atefeh Khosravi,

More information

Introduction to Multiprocessors (Part I) Prof. Cristina Silvano Politecnico di Milano

Introduction to Multiprocessors (Part I) Prof. Cristina Silvano Politecnico di Milano Introduction to Multiprocessors (Part I) Prof. Cristina Silvano Politecnico di Milano Outline Key issues to design multiprocessors Interconnection network Centralized shared-memory architectures Distributed

More information

Communication Networks. MAP-TELE 2011/12 José Ruela

Communication Networks. MAP-TELE 2011/12 José Ruela Communication Networks MAP-TELE 2011/12 José Ruela Network basic mechanisms Introduction to Communications Networks Communications networks Communications networks are used to transport information (data)

More information

System Interconnect Architectures. Goals and Analysis. Network Properties and Routing. Terminology - 2. Terminology - 1

System Interconnect Architectures. Goals and Analysis. Network Properties and Routing. Terminology - 2. Terminology - 1 System Interconnect Architectures CSCI 8150 Advanced Computer Architecture Hwang, Chapter 2 Program and Network Properties 2.4 System Interconnect Architectures Direct networks for static connections Indirect

More information

From Bus and Crossbar to Network-On-Chip. Arteris S.A.

From Bus and Crossbar to Network-On-Chip. Arteris S.A. From Bus and Crossbar to Network-On-Chip Arteris S.A. Copyright 2009 Arteris S.A. All rights reserved. Contact information Corporate Headquarters Arteris, Inc. 1741 Technology Drive, Suite 250 San Jose,

More information

Switched Interconnect for System-on-a-Chip Designs

Switched Interconnect for System-on-a-Chip Designs witched Interconnect for ystem-on-a-chip Designs Abstract Daniel iklund and Dake Liu Dept. of Physics and Measurement Technology Linköping University -581 83 Linköping {danwi,dake}@ifm.liu.se ith the increased

More information

CS 6290 Many-core & Interconnect. Milos Prvulovic Fall 2007

CS 6290 Many-core & Interconnect. Milos Prvulovic Fall 2007 CS 6290 Many-core & Interconnect Milos Prvulovic Fall 2007 Interconnection Networks Classification: Shared Medium or Switched Shared Media Networks Need arbitration to decide who gets to talk Arbitration

More information

A Generic Network Interface Architecture for a Networked Processor Array (NePA)

A Generic Network Interface Architecture for a Networked Processor Array (NePA) A Generic Network Interface Architecture for a Networked Processor Array (NePA) Seung Eun Lee, Jun Ho Bahn, Yoon Seok Yang, and Nader Bagherzadeh EECS @ University of California, Irvine Outline Introduction

More information

Interconnection Network

Interconnection Network Interconnection Network Recap: Generic Parallel Architecture A generic modern multiprocessor Network Mem Communication assist (CA) $ P Node: processor(s), memory system, plus communication assist Network

More information

Interconnect. Jesús Labarta. Index

Interconnect. Jesús Labarta. Index Interconnect Jesús Labarta Index 1 Interconnection networks Need to send messages (commands/responses, message passing) Processors Memory Node Node Interconnection networks Components Links Switches Network

More information

Architectures and Platforms

Architectures and Platforms Hardware/Software Codesign Arch&Platf. - 1 Architectures and Platforms 1. Architecture Selection: The Basic Trade-Offs 2. General Purpose vs. Application-Specific Processors 3. Processor Specialisation

More information

Architectural Level Power Consumption of Network on Chip. Presenter: YUAN Zheng

Architectural Level Power Consumption of Network on Chip. Presenter: YUAN Zheng Architectural Level Power Consumption of Network Presenter: YUAN Zheng Why Architectural Low Power Design? High-speed and large volume communication among different parts on a chip Problem: Power consumption

More information

Topological Properties

Topological Properties Advanced Computer Architecture Topological Properties Routing Distance: Number of links on route Node degree: Number of channels per node Network diameter: Longest minimum routing distance between any

More information

Multiprocessor System-on-Chip

Multiprocessor System-on-Chip http://www.artistembedded.org/fp6/ ARTIST Workshop at DATE 06 W4: Design Issues in Distributed, CommunicationCentric Systems Modelling Networked Embedded Systems: From MPSoC to Sensor Networks Jan Madsen

More information

Network Simulation Traffic, Paths and Impairment

Network Simulation Traffic, Paths and Impairment Network Simulation Traffic, Paths and Impairment Summary Network simulation software and hardware appliances can emulate networks and network hardware. Wide Area Network (WAN) emulation, by simulating

More information

Mixed-Criticality Systems Based on Time- Triggered Ethernet with Multiple Ring Topologies. University of Siegen Mohammed Abuteir, Roman Obermaisser

Mixed-Criticality Systems Based on Time- Triggered Ethernet with Multiple Ring Topologies. University of Siegen Mohammed Abuteir, Roman Obermaisser Mixed-Criticality s Based on Time- Triggered Ethernet with Multiple Ring Topologies University of Siegen Mohammed Abuteir, Roman Obermaisser Mixed-Criticality s Need for mixed-criticality systems due to

More information

Applying the Benefits of Network on a Chip Architecture to FPGA System Design

Applying the Benefits of Network on a Chip Architecture to FPGA System Design Applying the Benefits of on a Chip Architecture to FPGA System Design WP-01149-1.1 White Paper This document describes the advantages of network on a chip (NoC) architecture in Altera FPGA system design.

More information

Optimizing Configuration and Application Mapping for MPSoC Architectures

Optimizing Configuration and Application Mapping for MPSoC Architectures Optimizing Configuration and Application Mapping for MPSoC Architectures École Polytechnique de Montréal, Canada Email : Sebastien.Le-Beux@polymtl.ca 1 Multi-Processor Systems on Chip (MPSoC) Design Trends

More information

The proliferation of the raw processing

The proliferation of the raw processing TECHNOLOGY CONNECTED Advances with System Area Network Speeds Data Transfer between Servers with A new network switch technology is targeted to answer the phenomenal demands on intercommunication transfer

More information

Lecture 2 Parallel Programming Platforms

Lecture 2 Parallel Programming Platforms Lecture 2 Parallel Programming Platforms Flynn s Taxonomy In 1966, Michael Flynn classified systems according to numbers of instruction streams and the number of data stream. Data stream Single Multiple

More information

Low-Overhead Hard Real-time Aware Interconnect Network Router

Low-Overhead Hard Real-time Aware Interconnect Network Router Low-Overhead Hard Real-time Aware Interconnect Network Router Michel A. Kinsy! Department of Computer and Information Science University of Oregon Srinivas Devadas! Department of Electrical Engineering

More information

Scalability and Classifications

Scalability and Classifications Scalability and Classifications 1 Types of Parallel Computers MIMD and SIMD classifications shared and distributed memory multicomputers distributed shared memory computers 2 Network Topologies static

More information

Data Communication Networks and Converged Networks

Data Communication Networks and Converged Networks Data Communication Networks and Converged Networks The OSI Model and Encapsulation Layer traversal through networks Protocol Stacks Converged Data/Telecommunication Networks From Telecom to Datacom, Asynchronous

More information

CSCI 362 Computer and Network Security

CSCI 362 Computer and Network Security The Purpose of ing CSCI 362 Computer and Security Introduction to ing Goals: Remote exchange and remote process control. A few desirable properties: Interoperability, Flexibility, Geographical range, Scalability,

More information

Interconnection Network Design

Interconnection Network Design Interconnection Network Design Vida Vukašinović 1 Introduction Parallel computer networks are interesting topic, but they are also difficult to understand in an overall sense. The topological structure

More information

A Dynamic Link Allocation Router

A Dynamic Link Allocation Router A Dynamic Link Allocation Router Wei Song and Doug Edwards School of Computer Science, the University of Manchester Oxford Road, Manchester M13 9PL, UK {songw, doug}@cs.man.ac.uk Abstract The connection

More information

Principles and characteristics of distributed systems and environments

Principles and characteristics of distributed systems and environments Principles and characteristics of distributed systems and environments Definition of a distributed system Distributed system is a collection of independent computers that appears to its users as a single

More information

Packetization and routing analysis of on-chip multiprocessor networks

Packetization and routing analysis of on-chip multiprocessor networks Journal of Systems Architecture 50 (2004) 81 104 www.elsevier.com/locate/sysarc Packetization and routing analysis of on-chip multiprocessor networks Terry Tao Ye a, *, Luca Benini b, Giovanni De Micheli

More information

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING NATIONAL INSTITUTE OF TECHNOLOGY ROURKELA EFFICIENT ROUTER DESIGN FOR NETWORK ON CHIP

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING NATIONAL INSTITUTE OF TECHNOLOGY ROURKELA EFFICIENT ROUTER DESIGN FOR NETWORK ON CHIP DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING NATIONAL INSTITUTE OF TECHNOLOGY ROURKELA EFFICIENT ROUTER DESIGN FOR NETWORK ON CHIP SWAPNA S 2013 EFFICIENT ROUTER DESIGN FOR NETWORK ON CHIP A

More information

Asynchronous Bypass Channels

Asynchronous Bypass Channels Asynchronous Bypass Channels Improving Performance for Multi-Synchronous NoCs T. Jain, P. Gratz, A. Sprintson, G. Choi, Department of Electrical and Computer Engineering, Texas A&M University, USA Table

More information

Simulation and Evaluation for a Network on Chip Architecture Using Ns-2

Simulation and Evaluation for a Network on Chip Architecture Using Ns-2 Simulation and Evaluation for a Network on Chip Architecture Using Ns-2 Yi-Ran Sun, Shashi Kumar, Axel Jantsch the Lab of Electronics and Computer Systems (LECS), the Department of Microelectronics & Information

More information

Interconnection Networks

Interconnection Networks CMPT765/408 08-1 Interconnection Networks Qianping Gu 1 Interconnection Networks The note is mainly based on Chapters 1, 2, and 4 of Interconnection Networks, An Engineering Approach by J. Duato, S. Yalamanchili,

More information

Lecture 23: Interconnection Networks. Topics: communication latency, centralized and decentralized switches (Appendix E)

Lecture 23: Interconnection Networks. Topics: communication latency, centralized and decentralized switches (Appendix E) Lecture 23: Interconnection Networks Topics: communication latency, centralized and decentralized switches (Appendix E) 1 Topologies Internet topologies are not very regular they grew incrementally Supercomputers

More information

Router Architectures

Router Architectures Router Architectures An overview of router architectures. Introduction What is a Packet Switch? Basic Architectural Components Some Example Packet Switches The Evolution of IP Routers 2 1 Router Components

More information

On-Chip Communication Architectures

On-Chip Communication Architectures On-Chip Communication Architectures Networks-on-Chip ICS 295 Sudeep Pasricha and Nikil Dutt Slides based on book chapter 12 1 Outline Introduction NoC Topology Switching strategies Routing algorithms Flow

More information

Performance of Software Switching

Performance of Software Switching Performance of Software Switching Based on papers in IEEE HPSR 2011 and IFIP/ACM Performance 2011 Nuutti Varis, Jukka Manner Department of Communications and Networking (COMNET) Agenda Motivation Performance

More information

RUNTIME NETWORKS-ON-CHIP PERFORMANCE MONITORING.

RUNTIME NETWORKS-ON-CHIP PERFORMANCE MONITORING. TUIe technische universiteit eindhoven Faculty of Electrical Engineering Section Design Technology For Electronic Systems (ICS/ES) ICS-ES 859 Master's Thesis RUNTIME NETWORKS-ON-CHIP PERFORMANCE MONITORING.

More information

Hardware Implementation of Improved Adaptive NoC Router with Flit Flow History based Load Balancing Selection Strategy

Hardware Implementation of Improved Adaptive NoC Router with Flit Flow History based Load Balancing Selection Strategy Hardware Implementation of Improved Adaptive NoC Rer with Flit Flow History based Load Balancing Selection Strategy Parag Parandkar 1, Sumant Katiyal 2, Geetesh Kwatra 3 1,3 Research Scholar, School of

More information

Network Virtualization Based on Flows

Network Virtualization Based on Flows TERENA NETWORKING CONFERENCE 2009 June 9, 2009 Network Virtualization Based on Flows Peter Sjödin Markus Hidell, Georgia Kontesidou, Kyriakos Zarifis KTH Royal Institute of Technology, Stockholm Outline

More information

OpenSoC Fabric: On-Chip Network Generator

OpenSoC Fabric: On-Chip Network Generator OpenSoC Fabric: On-Chip Network Generator Using Chisel to Generate a Parameterizable On-Chip Interconnect Fabric Farzad Fatollahi-Fard, David Donofrio, George Michelogiannakis, John Shalf MODSIM 2014 Presentation

More information

Why the Network Matters

Why the Network Matters Week 2, Lecture 2 Copyright 2009 by W. Feng. Based on material from Matthew Sottile. So Far Overview of Multicore Systems Why Memory Matters Memory Architectures Emerging Chip Multiprocessors (CMP) Increasing

More information

Multistage Interconnection Network for MPSoC: Performances study and prototyping on FPGA

Multistage Interconnection Network for MPSoC: Performances study and prototyping on FPGA Multistage Interconnection Network for MPSoC: Performances study and prototyping on FPGA B. Neji 1, Y. Aydi 2, R. Ben-atitallah 3,S. Meftaly 4, M. Abid 5, J-L. Dykeyser 6 1 CES, National engineering School

More information

Interconnection Networks

Interconnection Networks Interconnection Networks Z. Jerry Shi Assistant Professor of Computer Science and Engineering University of Connecticut * Slides adapted from Blumrich&Gschwind/ELE475 03, Peh/ELE475 * Three questions about

More information

Chapter 2. Multiprocessors Interconnection Networks

Chapter 2. Multiprocessors Interconnection Networks Chapter 2 Multiprocessors Interconnection Networks 2.1 Taxonomy Interconnection Network Static Dynamic 1-D 2-D HC Bus-based Switch-based Single Multiple SS MS Crossbar 2.2 Bus-Based Dynamic Single Bus

More information

Essential Curriculum Computer Networking 1. PC Systems Fundamentals 35 hours teaching time

Essential Curriculum Computer Networking 1. PC Systems Fundamentals 35 hours teaching time Essential Curriculum Computer Networking 1 PC Systems Fundamentals 35 hours teaching time Part 1----------------------------------------------------------------------------------------- 2.3 hours Develop

More information

White Paper Abstract Disclaimer

White Paper Abstract Disclaimer White Paper Synopsis of the Data Streaming Logical Specification (Phase I) Based on: RapidIO Specification Part X: Data Streaming Logical Specification Rev. 1.2, 08/2004 Abstract The Data Streaming specification

More information

Interconnection Networks Programmierung Paralleler und Verteilter Systeme (PPV)

Interconnection Networks Programmierung Paralleler und Verteilter Systeme (PPV) Interconnection Networks Programmierung Paralleler und Verteilter Systeme (PPV) Sommer 2015 Frank Feinbube, M.Sc., Felix Eberhardt, M.Sc., Prof. Dr. Andreas Polze Interconnection Networks 2 SIMD systems

More information

Outline. Introduction. Multiprocessor Systems on Chip. A MPSoC Example: Nexperia DVP. A New Paradigm: Network on Chip

Outline. Introduction. Multiprocessor Systems on Chip. A MPSoC Example: Nexperia DVP. A New Paradigm: Network on Chip Outline Modeling, simulation and optimization of Multi-Processor SoCs (MPSoCs) Università of Verona Dipartimento di Informatica MPSoCs: Multi-Processor Systems on Chip A simulation platform for a MPSoC

More information

Design and Implementation of an On-Chip timing based Permutation Network for Multiprocessor system on Chip

Design and Implementation of an On-Chip timing based Permutation Network for Multiprocessor system on Chip Design and Implementation of an On-Chip timing based Permutation Network for Multiprocessor system on Chip Ms Lavanya Thunuguntla 1, Saritha Sapa 2 1 Associate Professor, Department of ECE, HITAM, Telangana

More information

The Internet. Charging for Internet. What does 1000M and 200M mean? Dr. Hayden Kwok-Hay So

The Internet. Charging for Internet. What does 1000M and 200M mean? Dr. Hayden Kwok-Hay So The Internet CCST9015 Feb 6, 2013 What does 1000M and 200M mean? Dr. Hayden Kwok-Hay So Department of Electrical and Electronic Engineering 2 Charging for Internet One is charging for speed (How fast the

More information

vci_anoc_network Specifications & implementation for the SoClib platform

vci_anoc_network Specifications & implementation for the SoClib platform Laboratoire d électronique de technologie de l information DC roject oclib vci_anoc_network pecifications & implementation for the oclib platform ditor :. MR ANAD Version. : // articipants aux travaux

More information

Next Generation High Speed Computing Using System-on-Chip (SoC) Technology

Next Generation High Speed Computing Using System-on-Chip (SoC) Technology Next Generation High Speed Computing Using System-on-Chip (SoC) Technology Qurat-ul-Ain Malik 1 and M. Aqeel Iqbal 2 Department of Software Engineering Faculty of Engineering & IT, FUIEMS, Rawalpindi (46000),

More information

IT4405 Computer Networks (Compulsory)

IT4405 Computer Networks (Compulsory) IT4405 Computer Networks (Compulsory) INTRODUCTION This course provides a comprehensive insight into the fundamental concepts in data communications, computer network systems and protocols both fixed and

More information

Router Architectures

Router Architectures Router Architectures An overview of router architectures. Introduction What is a Packet Switch? Basic Architectural Components Some Example Packet Switches The Evolution of IP Routers Copyright 1999. All

More information

Industrial Communication Whitepaper. Principles of EtherNet/IP Communication

Industrial Communication Whitepaper. Principles of EtherNet/IP Communication Industrial Communication Whitepaper Principles of EtherNet/IP Communication 1 Contents Introduction...3 Producer/Consumer Model...4 EtherNet/IP Messaging Types...7 Real Time Data Exchanges...9 Typical

More information

CS252 S05. Connecting Multiple Computers. CMSC 411 Computer Systems Architecture Lecture 21 Networking. Connection-Based vs.

CS252 S05. Connecting Multiple Computers. CMSC 411 Computer Systems Architecture Lecture 21 Networking. Connection-Based vs. Connecting Multiple Computers CMSC 411 Computer Systems Architecture Lecture 21 Networking Shared Media vs. Switched: pairs communicate at same time: point-to-point connections Aggregate BW in ed network

More information

- Nishad Nerurkar. - Aniket Mhatre

- Nishad Nerurkar. - Aniket Mhatre - Nishad Nerurkar - Aniket Mhatre Single Chip Cloud Computer is a project developed by Intel. It was developed by Intel Lab Bangalore, Intel Lab America and Intel Lab Germany. It is part of a larger project,

More information

TCP Servers: Offloading TCP Processing in Internet Servers. Design, Implementation, and Performance

TCP Servers: Offloading TCP Processing in Internet Servers. Design, Implementation, and Performance TCP Servers: Offloading TCP Processing in Internet Servers. Design, Implementation, and Performance M. Rangarajan, A. Bohra, K. Banerjee, E.V. Carrera, R. Bianchini, L. Iftode, W. Zwaenepoel. Presented

More information

Scaling 10Gb/s Clustering at Wire-Speed

Scaling 10Gb/s Clustering at Wire-Speed Scaling 10Gb/s Clustering at Wire-Speed InfiniBand offers cost-effective wire-speed scaling with deterministic performance Mellanox Technologies Inc. 2900 Stender Way, Santa Clara, CA 95054 Tel: 408-970-3400

More information

Components: Interconnect Page 1 of 18

Components: Interconnect Page 1 of 18 Components: Interconnect Page 1 of 18 PE to PE interconnect: The most expensive supercomputer component Possible implementations: FULL INTERCONNECTION: The ideal Usually not attainable Each PE has a direct

More information

What is a System on a Chip?

What is a System on a Chip? What is a System on a Chip? Integration of a complete system, that until recently consisted of multiple ICs, onto a single IC. CPU PCI DSP SRAM ROM MPEG SoC DRAM System Chips Why? Characteristics: Complex

More information

Contents. Introduction

Contents. Introduction viii Contents Introduction xix Chapter 1 Design Goals 2 Do I Know This Already? Quiz 3 Foundation Topics 6 Customer Objectives 6 Business Requirements of the Customer 6 Technical Requirements of the Customer

More information

A Methodology and the Tool for Testing SpaceWire Routing Switches Session: SpaceWire test and verification

A Methodology and the Tool for Testing SpaceWire Routing Switches Session: SpaceWire test and verification A Methodology and the Tool for Testing SpaceWire Routing Switches Session: SpaceWire test and verification Elena Suvorova Saint-Petersburg University of Aerospace Instrumentation. 67, B. Morskaya, Saint-

More information

Introduction to System-on-Chip

Introduction to System-on-Chip Introduction to System-on-Chip COE838: Systems-on-Chip Design http://www.ee.ryerson.ca/~courses/coe838/ Dr. Gul N. Khan http://www.ee.ryerson.ca/~gnkhan Electrical and Computer Engineering Ryerson University

More information

Converged Networks. Networks

Converged Networks. Networks Converged Networks Networks From Telecom to Datacom, Asynchronous Transfer Mode () From Datacom to Telecom, Multiprotocol Label Switching (MPLS) Further Convergence Evolving Networks OPTI 500, Spring 2011,

More information

IT4504 - Data Communication and Networks (Optional)

IT4504 - Data Communication and Networks (Optional) - Data Communication and Networks (Optional) INTRODUCTION This is one of the optional courses designed for Semester 4 of the Bachelor of Information Technology Degree program. This course on Data Communication

More information

SBSCET, Firozpur (Punjab), India

SBSCET, Firozpur (Punjab), India Volume 3, Issue 9, September 2013 ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Paper Available online at: www.ijarcsse.com Layer Based

More information

Wave Relay System and General Project Details

Wave Relay System and General Project Details Wave Relay System and General Project Details Wave Relay System Provides seamless multi-hop connectivity Operates at layer 2 of networking stack Seamless bridging Emulates a wired switch over the wireless

More information

Transport and Network Layer

Transport and Network Layer Transport and Network Layer 1 Introduction Responsible for moving messages from end-to-end in a network Closely tied together TCP/IP: most commonly used protocol o Used in Internet o Compatible with a

More information

On-Chip Interconnection Networks Low-Power Interconnect

On-Chip Interconnection Networks Low-Power Interconnect On-Chip Interconnection Networks Low-Power Interconnect William J. Dally Computer Systems Laboratory Stanford University ISLPED August 27, 2007 ISLPED: 1 Aug 27, 2007 Outline Demand for On-Chip Networks

More information

Chapter 12: Multiprocessor Architectures. Lesson 04: Interconnect Networks

Chapter 12: Multiprocessor Architectures. Lesson 04: Interconnect Networks Chapter 12: Multiprocessor Architectures Lesson 04: Interconnect Networks Objective To understand different interconnect networks To learn crossbar switch, hypercube, multistage and combining networks

More information

Design and Verification of Nine port Network Router

Design and Verification of Nine port Network Router Design and Verification of Nine port Network Router G. Sri Lakshmi 1, A Ganga Mani 2 1 Assistant Professor, Department of Electronics and Communication Engineering, Pragathi Engineering College, Andhra

More information

An Event-Based Monitoring Service for Networks on Chip

An Event-Based Monitoring Service for Networks on Chip An Event-Based Monitoring Service for Networks on Chip CALIN CIORDAS and TWAN BASTEN Eindhoven University of Technology and ANDREI RĂDULESCU, KEES GOOSSENS, and JEF VAN MEERBERGEN Philips Research Networks

More information

CS 78 Computer Networks. Internet Protocol (IP) our focus. The Network Layer. Interplay between routing and forwarding

CS 78 Computer Networks. Internet Protocol (IP) our focus. The Network Layer. Interplay between routing and forwarding CS 78 Computer Networks Internet Protocol (IP) Andrew T. Campbell campbell@cs.dartmouth.edu our focus What we will lean What s inside a router IP forwarding Internet Control Message Protocol (ICMP) IP

More information

Computer Networks CS321

Computer Networks CS321 Computer Networks CS321 Dr. Ramana I.I.T Jodhpur Dr. Ramana ( I.I.T Jodhpur ) Computer Networks CS321 1 / 22 Outline of the Lectures 1 Introduction OSI Reference Model Internet Protocol Performance Metrics

More information

CHAPTER 1 INTRODUCTION

CHAPTER 1 INTRODUCTION CHAPTER 1 INTRODUCTION 1.1 Research Background A Printed Circuit Board (PCB) is a board made from glass reinforced plastic with copper tracks, which is the backbone of electrical devices. Traditionally,

More information

Data Communication and Computer Network

Data Communication and Computer Network 1 Data communication principles, types and working principles of modems, Network principles, OSI model, functions of data link layer and network layer, networking components, communication protocols- X

More information

Software Defined Networking and the design of OpenFlow switches

Software Defined Networking and the design of OpenFlow switches Software Defined Networking and the design of OpenFlow switches Paolo Giaccone Notes for the class on Packet Switch Architectures Politecnico di Torino December 2015 Outline 1 Introduction to SDN 2 OpenFlow

More information

Architecture of distributed network processors: specifics of application in information security systems

Architecture of distributed network processors: specifics of application in information security systems Architecture of distributed network processors: specifics of application in information security systems V.Zaborovsky, Politechnical University, Sait-Petersburg, Russia vlad@neva.ru 1. Introduction Modern

More information

Software-Defined Networking Architecture Framework for Multi-Tenant Enterprise Cloud Environments

Software-Defined Networking Architecture Framework for Multi-Tenant Enterprise Cloud Environments Software-Defined Networking Architecture Framework for Multi-Tenant Enterprise Cloud Environments Aryan TaheriMonfared Department of Electrical Engineering and Computer Science University of Stavanger

More information

Protocols and Architecture

Protocols and Architecture Protocols and Architecture 1 Protocol Architecture Layered structure of hardware and software that supports the exchange of data between systems as well as a distributed application (e.g. email or file

More information

Non-blocking Switching in the Cloud Computing Era

Non-blocking Switching in the Cloud Computing Era Non-blocking Switching in the Cloud Computing Era Contents 1 Foreword... 3 2 Networks Must Go With the Flow in the Cloud Computing Era... 3 3 Fat-tree Architecture Achieves a Non-blocking Data Center Network...

More information

EE 122: Layering and the Internet Architecture

EE 122: Layering and the Internet Architecture Organizing Functionality EE 122: Layering and the Internet Architecture Kevin Lai September 4, 2002 Many kinds of networking functionality - e.g., encoding, framing, routing, addressing, reliability, etc.

More information

UPPER LAYER SWITCHING

UPPER LAYER SWITCHING 52-20-40 DATA COMMUNICATIONS MANAGEMENT UPPER LAYER SWITCHING Gilbert Held INSIDE Upper Layer Operations; Address Translation; Layer 3 Switching; Layer 4 Switching OVERVIEW The first series of LAN switches

More information

Introduction to Infiniband. Hussein N. Harake, Performance U! Winter School

Introduction to Infiniband. Hussein N. Harake, Performance U! Winter School Introduction to Infiniband Hussein N. Harake, Performance U! Winter School Agenda Definition of Infiniband Features Hardware Facts Layers OFED Stack OpenSM Tools and Utilities Topologies Infiniband Roadmap

More information

Review of Networking Concepts. Part 2: Protocols and Services

Review of Networking Concepts. Part 2: Protocols and Services Review of ing Concepts Part 2: Protocols and Services ed Protocol Architectures Services OSI Reference Model Summary of Topics Protocol, s, Encapsulation Services Protocol Architecture OSI Reference Model

More information

Analysis of Error Recovery Schemes for Networks-on-Chips

Analysis of Error Recovery Schemes for Networks-on-Chips Analysis of Error Recovery Schemes for Networks-on-Chips 1 Srinivasan Murali, Theocharis Theocharides, Luca Benini, Giovanni De Micheli, N. Vijaykrishnan, Mary Jane Irwin Abstract Network on Chip (NoC)

More information

Systems on Chip and Networks on Chip: Bridging the Gap with QoS

Systems on Chip and Networks on Chip: Bridging the Gap with QoS Systems on Chip and Networks on Chip: Bridging the Gap with QoS Philips Research The Netherlands sources of unpredictability 2 applications unpredictability architectures physical effects but we still

More information

SCSI vs. Fibre Channel White Paper

SCSI vs. Fibre Channel White Paper SCSI vs. Fibre Channel White Paper 08/27/99 SCSI vs. Fibre Channel Over the past decades, computer s industry has seen radical change in key components. Limitations in speed, bandwidth, and distance have

More information

ISTANBUL. 1.1 MPLS overview. Alcatel Certified Business Network Specialist Part 2

ISTANBUL. 1.1 MPLS overview. Alcatel Certified Business Network Specialist Part 2 1 ISTANBUL 1.1 MPLS overview 1 1.1.1 Principle Use of a ATM core network 2 Overlay Network One Virtual Circuit per communication No routing protocol Scalability problem 2 1.1.1 Principle Weakness of overlay

More information

Introduction to computer networks and Cloud Computing

Introduction to computer networks and Cloud Computing Introduction to computer networks and Cloud Computing Aniel Nieves-González Fall 2015 Computer Netwoks A computer network is a set of independent computer systems that are connected by a communication

More information

Stress Testing Switches and Routers

Stress Testing Switches and Routers Stress Testing Switches and Routers Rev 4 How to perform a simple stress test on a Layer 2 switch device step-by-step. APPLICATION NOTE The Xena testers can verify traffic forwarding performance, protocol

More information

Interconnection of Heterogeneous Networks. Internetworking. Service model. Addressing Address mapping Automatic host configuration

Interconnection of Heterogeneous Networks. Internetworking. Service model. Addressing Address mapping Automatic host configuration Interconnection of Heterogeneous Networks Internetworking Service model Addressing Address mapping Automatic host configuration Wireless LAN network@home outer Ethernet PPS Internet-Praktikum Internetworking

More information

Core Syllabus. Version 2.6 C OPERATE KNOWLEDGE AREA: OPERATION AND SUPPORT OF INFORMATION SYSTEMS. June 2006

Core Syllabus. Version 2.6 C OPERATE KNOWLEDGE AREA: OPERATION AND SUPPORT OF INFORMATION SYSTEMS. June 2006 Core Syllabus C OPERATE KNOWLEDGE AREA: OPERATION AND SUPPORT OF INFORMATION SYSTEMS Version 2.6 June 2006 EUCIP CORE Version 2.6 Syllabus. The following is the Syllabus for EUCIP CORE Version 2.6, which

More information

Internetworking and IP Address

Internetworking and IP Address Lecture 8 Internetworking and IP Address Motivation of Internetworking Internet Architecture and Router Internet TCP/IP Reference Model and Protocols IP Addresses - Binary and Dotted Decimal IP Address

More information

A Low Latency Router Supporting Adaptivity for On-Chip Interconnects

A Low Latency Router Supporting Adaptivity for On-Chip Interconnects A Low Latency Supporting Adaptivity for On-Chip Interconnects Jongman Kim Dongkook Park T. Theocharides N. Vijaykrishnan Chita R. Das Department of Computer Science and Engineering The Pennsylvania State

More information

Network management and QoS provisioning - QoS in the Internet

Network management and QoS provisioning - QoS in the Internet QoS in the Internet Inernet approach is based on datagram service (best effort), so provide QoS was not a purpose for developers. Mainly problems are:. recognizing flows;. manage the issue that packets

More information

Router Construction. Workstation-Based. Switching Hardware Design Goals throughput (depends on traffic model) scalability (a function of n) Buffering

Router Construction. Workstation-Based. Switching Hardware Design Goals throughput (depends on traffic model) scalability (a function of n) Buffering Workstation-Based Outline Router Construction Switched Fabrics IP Routers Tag Switching Aggregate bandwidth 1/2 of the I/O bus bandwidth capacity shared among all hosts connected to switch example: 1Gbps

More information