Any-Rate Precision Clocks



Similar documents
Introduction to Silicon Labs. November 2015

Clocking Solutions. Wired Communications / Networking Wireless Communications Industrial Automotive Consumer Computing. ti.

Cloud-Based Apps Drive the Need for Frequency-Flexible Clock Generators in Converged Data Center Networks

AN862. OPTIMIZING Si534X JITTER PERFORMANCE IN NEXT GENERATION INTERNET INFRASTRUCTURE SYSTEMS. 1. Introduction

Electromagnetic. Reducing EMI and Improving Signal Integrity Using Spread Spectrum Clocking EMI CONTROL. The authors describe the

Clocks Basics in 10 Minutes or Less. Edgar Pineda Field Applications Engineer Arrow Components Mexico

Reducing EMI and Improving Signal Integrity Using Spread Spectrum Clocking

Board Layout & Guidelines Using the

USB Audio Simplified

ZL40221 Precision 2:6 LVDS Fanout Buffer with Glitchfree Input Reference Switching and On-Chip Input Termination Data Sheet

AN962: Implementing Master-Slave Timing Redundancy in Wireless and Packet- Based Network Applications

An All-Digital Phase-Locked Loop with High Resolution for Local On-Chip Clock Synthesis

AN803. LOCK AND SETTLING TIME CONSIDERATIONS FOR Si5324/27/ 69/74 ANY-FREQUENCY JITTER ATTENUATING CLOCK ICS. 1. Introduction

ANY-RATE PRECISION CLOCKS Si5316, Si5319,Si5322, Si5323, SI5324, Si5325, Si5326, Si5365, Si5366, Si5367, Si5368 FAMILY REFERENCE MANUAL

Implementing a Digital Answering Machine with a High-Speed 8-Bit Microcontroller

Glitch Free Frequency Shifting Simplifies Timing Design in Consumer Applications

Simplifying System Design Using the CS4350 PLL DAC

Driving SERDES Devices with the ispclock5400d Differential Clock Buffer

11. High-Speed Differential Interfaces in Cyclone II Devices

Optimizing VCO PLL Evaluations & PLL Synthesizer Designs

PLL DESIGN AND CLOCK/FREQUENCY GENERATION (PLL 设 计 与 时 钟 / 频 率 产 生 ) Woogeun Rhee Institute of Microelectronics Tsinghua University

TRIPLE PLL FIELD PROG. SPREAD SPECTRUM CLOCK SYNTHESIZER. Features

Jitter in PCIe application on embedded boards with PLL Zero delay Clock buffer

MEDICAL AND HEALTHCARE APPLICATIONS

Abstract. Cycle Domain Simulator for Phase-Locked Loops

Chapter 9 Using Telephone and Cable Networks for Data Transmission

How PLL Performances Affect Wireless Systems

Public Switched Telephone System

Full-Band Capture Cable Digital Tuning

PCI-SIG ENGINEERING CHANGE NOTICE

SDI SDI SDI. Frame Synchronizer. Figure 1. Typical Example of a Professional Broadcast Video

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010

14.5GHZ 2.2KW CW GENERATOR. GKP 22KP 14.5GHz WR62 3x400V

Configurable High Performance SMD TCXO/VCTCXO

ICS379. Quad PLL with VCXO Quick Turn Clock. Description. Features. Block Diagram

Selecting the Optimum PCI Express Clock Source

ICS SPREAD SPECTRUM CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET

V CC TOP VIEW. f SSO = 20MHz to 134MHz (DITHERED)

Features. Modulation Frequency (khz) VDD. PLL Clock Synthesizer with Spread Spectrum Circuitry GND

Lesson 6: 6 EXAMPLES OF EMBEDDED SYSTEMS. Chapter-1L06: "Embedded Systems - ", Raj Kamal, Publs.: McGraw-Hill Education

Pericom PCI Express 1.0 & PCI Express 2.0 Advanced Clock Solutions

AN952: PCIe Jitter Estimation Using an Oscilloscope

Evaluating AC Current Sensor Options for Power Delivery Systems

MAINTENANCE & ADJUSTMENT

Multiplexing on Wireline Telephone Systems

Exceeds all SONET/SDH jitter specifications. Loss-of-lock indicator

Introducing the Si473x Multiband Receiver Family

4 OUTPUT PCIE GEN1/2 SYNTHESIZER IDT5V41186

DS2187 Receive Line Interface

Low-Voltage/Low-Power MCU Solutions from Silicon Labs

AN-2 TEN KEY CONSIDERATIONS BEFORE YOU START YOUR DAA OR FXO PHONE LINE INTERFACE DESIGN

Jitter Transfer Functions in Minutes

A bachelor of science degree in electrical engineering with a cumulative undergraduate GPA of at least 3.0 on a 4.0 scale

System Considerations

DEVELOPMENT OF DEVICES AND METHODS FOR PHASE AND AC LINEARITY MEASUREMENTS IN DIGITIZERS

Computers Are Your Future Prentice-Hall, Inc.

Designing Wheel-Tuned, Digital-Display Radios with Next-Generation Radio ICs

Application Note. Line Card Redundancy Design With the XRT83SL38 T1/E1 SH/LH LIU ICs

DRM compatible RF Tuner Unit DRT1

USB 3.0 CDR Model White Paper Revision 0.5

MAX 10 Clocking and PLL User Guide

AN437. Si4432 RF PERFORMANCE AND FCC COMPLIANCE TEST RESULTS. 1. Introduction. 2. Relevant Measurements to comply with FCC

Title: Low EMI Spread Spectrum Clock Oscillators

Agilent E3830 Series Wide-bandwidth Signal Analyzer Custom Systems 100 MHz Bandwidth Microwave Vector Signal Analysis

VALIANT COMMUNICATIONS LIMITED

Hello, and welcome to this presentation of the STM32L4 reset and clock controller.

Power management for handheld and portable applications. A tradition of leadership in power management is now mobile

Unit of Learning # 2 The Physical Layer. Redes de Datos Sergio Guíñez Molinos sguinez@utalca.cl

AN-1066 APPLICATION NOTE

ZL30136 GbE and Telecom Rate Network Interface Synchronizer

Chapter 6 PLL and Clock Generator

T1/E1/OC3 WAN PLL WITH DUAL

ICS514 LOCO PLL CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

TDA W Hi-Fi AUDIO POWER AMPLIFIER

WiMax broadband wireless access. Wireless communication is considered one of the big engineering success stories

Figure 1.Block diagram of inventory management system using Proximity sensors.

Figure 1. Classes of Jitter

EE 186 LAB 2 FALL Network Analyzer Fundamentals and Two Tone Linearity

MODEL 1211 CURRENT PREAMPLEFIER

DAC Digital To Analog Converter

DDX 7000 & Digital Partial Discharge Detectors FEATURES APPLICATIONS

High-Speed Electronics

Serial port interface for microcontroller embedded into integrated power meter

TekConnect Adapters. TCA75 TCA-BNC TCA-SMA TCA-N TCA-292MM Data Sheet. Applications. Features & Benefits

DC to 30GHz Broadband MMIC Low-Power Amplifier

CLOCK AND SYNCHRONIZATION IN SYSTEM 6000

TS1005 Demo Board COMPONENT LIST. Ordering Information. SC70 Packaging Demo Board SOT23 Packaging Demo Board TS1005DB TS1005DB-SOT

VME IF PHASE MODULATOR UNIT. mod

Transmitting Live Aircraft Security Data by 3G Unlocking the Potential of 3G Developing an Air Traffic Management (ATM) Security System

INTERNATIONAL TELECOMMUNICATION UNION

HP 8970B Option 020. Service Manual Supplement


DVB USB-Tuner Catcher

Miniature Surface-Mount DAA for Audio or Data Transfer XE0402LCC BLOCK DIAGRAM

Analysis and Design of Robust Multi-Gb/s Clock and Data Recovery Circuits

Application Note. Introduction to. Page 1 / 10

IDT80HSPS1616 PCB Design Application Note - 557

Transcription:

Any-Rate Precision Clocks

Wireline Market Overview Analog Modems Large installed base and growth in embedded applications Voice Transition to VoIP to reduce service provider cost-of-ownership Timing Large, established, diversified market Power Increasing electronics content driving higher power density in power supplies, motor control and lighting 3,000,500,000 1,500 1,000 500 0 Modem Market- Share Leader Voice Emerging Player Timing Power Potential Market Size (in millions)

Wireline End Markets Common customer base Telecom customers: voice, timing and power Consumer customers: modem, voice and timing PC customers: modem, voice and power Common technology SLIC and isolation technologies: modem and voice High-voltage technologies: power and voice Common market opportunities Motor control: power and high-voltage VoIP and telecom: high-voltage, voice and timing Communications: modem, voice, timing and power Common Technology and Customer Needs 3

Core Competency Mixed-signal innovation in CMOS Unique phase-locked loop (PLL) technology Functional and system integration that enables first of a kind high-voltage architectures 4

Wireline Portfolio Modem ISOmodem Silicon DAA Voice ProSLIC Voice DAA Power Digital Isolators Power-over-Ethernet (PoE) Timing Frequency Control Solutions Precision Clock ICs SiPHY Physical Layer ICs Applications: Satellite Set-Top Boxes Voice-over-Broadband DSL Modems Fax Machines SONET/SDH Optical Port Cards Communications Equipment Enterprise Computing Test & Measurement 5

Timing Market Challenges Traditional Multi-Frequency Design Timing system complexity increasing in next-generation networking, wireless infrastructure and broadcast video equipment Traditional solutions require Many discrete high-performance components Complex board layout and noise isolation Extensive PLL expertise Clock IC designers must provide high performance, high integration and simplified design to help OEMs Reduce total design costs Speed time-to-market Improve performance in the end product 6

Introducing Si53xx Any-Rate Precision Clock Family of nine highly-integrated, ultra-low jitter clock multiplier ICs DSPLL-based architecture enables any-rate frequency synthesis Improves performance and simplifies design 7

Si53xx High-Performance Applications Next-Generation Networking Wireless Base Stations HDTV Video Test and Measurement High-Speed Data Acquisition 8

The DSPLL Advantage Optional Crystal/Reference Clock (required for jitter attenuation) DSPLL Clock Input Freq. DN3. Phase Detector A/D Freq. DN. Digital Signal Processing N DCO Freq. DN1. Clock Output Patented DSPLL architecture provides frequency agility Eliminates need for discrete VCXO/VCSOs Ultra-low jitter generation 0.3 ps rms: 1 khz to 0 MHz User-selectable loop bandwidth allows jitter performance optimization Integrated loop filter minimizes PLL sensitivity to noise Simplifies PLL design and layout 9

Si53xx Any-Rate Frequency Synthesis DSPLL enables any-rate operation over a wide range of frequencies Input: khz to 710 MHz Output: khz to 945 MHz; select frequencies to 1.4 GHz No external component changes required Frequency flexibility allows design reuse and reduces BOM 10

Si53xx Ultra Low Jitter/Phase Noise Jitter and phase noise comparable to best-in-class VCXO/VCSO PLLs 11 Configuration: CLKIN = 155.5 MHz, CLKOUT = 6.08 MHz, 800 Hz Loop Bandwidth

Si53xx Feature Rich and Easy to Use Selectable loop bandwidths from 60 Hz to 8.4 khz Adjustable jitter attenuation without changing components Optimizes jitter performance at the application level Fault detection for clock inputs Alarm generation for loss-ofsignal (LOS) and frequency offset (FOS) Hitless switching Enables input clock switching without causing disturbance on output Selectable output formats: LVPECL, LVDS, CML or CMOS Eliminates discrete voltage level translators 1

13 Si53xx vs. Competition

14 Si53xx Any-Rate Precision Clock Family 1 Si5316 5 4 Si5367 5 4 Si5365 Si535 Si53 5 4 Si5368 5 4 Si5366 Si536 Si533 Clock Outputs Clock Inputs Pin Control µp Control Clock Multiplication Jitter Attenuation Part #

Si53xx Summary Industry s first low jitter, any-rate clock multiplier/jitter attenuator family Industry-leading jitter performance Highly integrated and easy to use 15

www.silabs.com