May 31, 2006 Canon EOS 20D CMOS Image Sensor (704W) Process Review For comments, questions, or more information about this report, or for any additional technical needs concerning semiconductor technology, please call Sales at Chipworks. 3685 Richmond Road, Suite 500, Ottawa, ON K2H 5B7, Canada Tel: 613.829.0414 Fax: 613.829.0515 www.chipworks.com
Table of Contents Process Review Table of Contents 1 Overview 1.1 List of Figures 1.2 List of Tables 1.3 Introduction 1.4 Major Findings 2 Package and Die 2.1 Package and Device Architecture 2.2 Die 2.3 Die Features 3 Process Analysis 3.1 General Structure 3.2 Bond Pads 3.3 Dielectrics 3.4 Metallization 3.5 Vias and Contacts 3.6 MOS Transistors and Polysilicon 3.7 Isolation 3.8 Wells 4 CMOS Pixel Array Analysis 4.1 Pixel Schematic 4.2 Pixel Array Plan-View Analysis 4.3 Pixel Array Cross-Sectional Analysis 5 Materials Analysis 5.1 TEM-EDS 5.2 Spreading Resistance Profiles 6 Critical Dimensions 6.1 Package and Die 6.2 Vertical Dimensions 6.3 Horizontal Dimensions Report Evaluation
Overview 1-1 1 Overview 1.1 List of Figures 2 Device Overview 2.1.1 Canon EOS 20D Camera 2.1.2 Identification Markings on EOS 20D Camera 1 2.1.3 Identification Markings on EOS 20D Camera 2 2.1.4 Inside Canon EOS 20D Showing 704W CMOS Imager 2.1.5 704W CMOS Image Sensor Assembly 2.1.6 Package and Ribbon Cable - Top View 2.1.7 Package and Ribbon Cable 2.1.8 Package - Top View 2.1.9 Package - Bottom View 2.1.10 Package X-Ray - Plan-View 2.1.11 Package X-Ray - Side View 2.2.1 Die with Organic Lenses and Color Filters Intact 2.2.2 Pixel Array Corner 2.2.3 Die with Lenses and Color Filters Removed 2.2.4 Nitride Lenses Plan-View 2.3.1 Die Corner a 2.3.2 Die Corner b 2.3.3 Die Corner c 2.3.4 Die Corner d 2.3.5 Minimum Pitch Bond Pads 2.3.6 Single Bond Pad 2.3.7 Single Bond Pad and Test Pattern 2.3.8 Single Bond Pad and Test Pattern 2.3.9 Test Pattern 2.3.10 Die Photo Annotated with Analysis Regions 3 Process Analysis 3.1.1 General Structure (Horizontal Section) 3.1.2 Composite TEM Image of General Structure 3.1.3 Die Edge (Vertical Section) 3.1.4 Die Seal (Vertical Section) 3.2.1 Bond Pad (Vertical Section) 3.2.2 Bond Pad Edge Detail (Vertical Section) 3.2.3 Bond Pad Edge Detail (Vertical Section)
Overview 1-2 3.3.1 General Dielectric Structure 3.3.2 Lens and Passivation 3.3.3 Passivation 3.3.4 ILD 2 3.3.5 ILD 1 3.3.6 PMD 3.3.7 Pixel Anti-Reflection Coating 3.3.8 PMD and Anti-Reflection Coating Detail 3.3.9 TEM Image of Side Wall Spacer Detail 3.4.1 Minimum Pitch Metal 3 (Vertical Section) 3.4.2 Minimum Pitch Metal 2 (Vertical Section) 3.4.3 TEM Image of Metal 2 TiN Cap 3.4.4 TEM Image of Metal 2 TiN Barrier 3.4.5 TEM Image of Metals 2 and 1 3.4.6 Minimum Pitch Metal 1 (Horizontal Section) 3.4.7 Metal 1 TiN Barrier 3.5.1 Via 2 (Vertical Section) 3.5.2 Via 1 (Horizontal Section) 3.5.3 TEM Image of Via 1 Top 3.5.4 Contact to Poly (Vertical Section) 3.5.5 Contact to Substrate (Vertical Section) 3.5.6 TEM Image of Contact Top 3.5.7 TEM Image of Contact Bottom 3.5.8 TEM Image of Contact Bottom Detail 3.6.1 Peripheral NMOS 3.6.2 NMOS Detail 3.6.3 Peripheral PMOS 3.6.4 PMOS Detail 3.6.5 Minimum Pitch Poly 3.6.6 TEM Image of MOS Transistor Gate 3.6.7 Image of NMOS Pixel Transfer Transistor Gate 3.6.8 TEM Image of SWS Detail 3.6.9 TEM Image of Gate Oxide 3.7.1 Minimum Width LOCOS Isolation (Horizontal Section) 3.7.2 LOCOS Bird s Beaks (Horizontal Section) 3.7.3 LOCOS Bird s Beak Detail (Horizontal Section) 3.8.1 Peripheral Wells 3.8.2 SCM Image of Pixel Array Well Structure
Overview 1-3 4 CMOS Pixel Array Analysis 4.1.1 Pixel Schematic Circuit 4.2.1 Plan-View Image of Pixel Array Corner 4.2.2 Plan-View Image of Pixel Array Corner 4.2.3 Plan-View Image of Organic Lenses 4.2.4 Plan-View Image of Organic and Nitride Lenses 4.2.5 Pixel Array at Metal 3 Plan-View 4.2.6 Pixel Array at Metal 2 4.2.7 Pixel Array at Metal 1 4.2.8 Pixel Array at Poly 4.2.9 SCM Image of Pixel Array at Substrate 4.3.1 Plan-View Image Showing Cross-Sectional Planes A-D 4.3.2 Pixel Array General Structure (Horizontal Section A; Left Side) 4.3.3 Pixel Array General Structure (Horizontal Section A; Right Side) 4.3.4 Pixel Array General Structure with Red/Green Filters (Vertical Section B) 4.3.5 Pixel Array General Structure with Blue/Green Filters (Vertical Section B) 4.3.6 Lenses and Red/Green Filters (Vertical Section) 4.3.7 Lenses and Blue/Green Filters (Vertical Section) 4.3.8 Nitride Lenses (Horizontal Section) 4.3.9 Edge of Nitride Lens Array (Horizontal Section) 4.3.10 TEM Image of Nitride Lens Layers 4.3.11 Embossed TEM Image of Nitride Lens Layers 4.3.12 TEM Image of Nitride Lens Bottom Layer 4.3.13 Pixel Structure Through Transfer Transistor (Horizontal Section A) 4.3.14 SCM Image of Pixel Through Transfer Transistor (Horizontal Section A) 4.3.15 T1/T2 Transfer Transistor 4.3.16 TEM Image of T1/T2 4.3.17 Pixel Array General Structure (Horizontal Section C) 4.3.18 T4 Source Follower and T5 Row Select Transistors (Horizontal Section C) 4.3.19 TEM Image of T4 and T5 4.3.20 Pixel Array General Structure (Horizontal Section D) 4.3.21 T3 Reset and V SS P-Well Contact (Horizontal Section D) 4.3.22 T3 Reset Transistor 4.3.23 TEM Image of T3
Overview 1-4 5 Materials Analysis 5.1.1 FESEM Image Showing TEM-EDS Analysis Points 5.1.2 FESEM Image Showing TEM-EDS Analysis Points 5.1.3 TEM-EDS Analysis of Lens Top Nitride 5.1.4 TEM-EDS Analysis of Lens Top Nitride 5.1.5 TEM-EDS Analysis of Passivation Oxide 5.1.6 TEM-EDS Analysis of ILD 2 Oxide 5.1.7 TEM-EDS Analysis of Metal 2 TiN Barrier 5.1.8 TEM-EDS Analysis of ILD 1 Oxide 5.1.9 TEM-EDS Analysis of PMD-2 PSG or BPSG 5.1.10 TEM-EDS Analysis of PMD 1 Oxide 5.1.11 TEM-EDS Analysis of Anti-Reflection Coat Oxide 5.1.12 TEM-EDS Analysis of Anti-Reflection Coat Nitride 5.1.13 TEM-EDS Analysis of LOCOS Oxide 5.2.1 SRP Analysis of Peripheral N-Well 5.2.2 SRP Analysis of Peripheral P-Well 5.2.3 SRP Analysis of Pixel Array Wells 1.2 List of Tables 1.4.1 Summary of Major Findings 2.3.1 Package and Die Dimensions 3.3.1 Dielectric Composition and Thicknesses 3.4.1 Metallization Thicknesses 3.4.2 Minimum Pitch Metals 3.5.1 Via and Contact Dimensions 3.6.1 Transistor and Polysilicon Horizontal Dimensions 3.6.2 Transistor and Polysilicon Vertical Dimensions 3.7.1 Isolation Horizontal Dimension 3.8.1 Wells Verical Dimension 4.2.1 Pixel Horizontal Dimensions 4.3.1 Pixel Vertical Dimensions 4.3.2 Transistor Dimensions in Pixel Array
About Chipworks Chipworks is the recognized leader in reverse engineering and patent infringement analysis of semiconductors and electronic systems. The company s ability to analyze the circuitry and physical composition of these systems makes them a key partner in the success of the world s largest semiconductor and microelectronics companies. Intellectual property groups and their legal counsel trust Chipworks for success in patent licensing and litigation earning hundreds of millions of dollars in patent licenses, and saving as much in royalty payments. Research & Development and Product Management rely on Chipworks for success in new product design and launch, saving hundreds of millions of dollars in design, and earning even more through superior product design and faster launches. Contact Chipworks To find out more information on this report, or any other reports in our library, please contact Chipworks at: Chipworks 3685 Richmond Rd. Suite 500 Ottawa, Ontario K2H 5B7 Canada T: 1.613.829.0414 F: 1.613.829.0515 Web site: www.chipworks.com Email: info@chipworks.com Please send any feedback to feedback@chipworks.com