DM74123 Dual Retriggerable One-Shot with Clear and Complementary Outputs

Similar documents
DM74121 One-Shot with Clear and Complementary Outputs

DM7474 Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs

DM Segment Decoder/Driver/Latch with Constant Current Source Outputs

MM74HC4538 Dual Retriggerable Monostable Multivibrator

DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs

DM74LS151 1-of-8 Line Data Selector/Multiplexer

DM74LS153 Dual 1-of-4 Line Data Selectors/Multiplexers

DM74LS157 DM74LS158 Quad 2-Line to 1-Line Data Selectors/Multiplexers

DM74LS05 Hex Inverters with Open-Collector Outputs

DM74LS00 Quad 2-Input NAND Gate

DM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset

MM74HC273 Octal D-Type Flip-Flops with Clear

CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate

DM74LS169A Synchronous 4-Bit Up/Down Binary Counter

CD4013BC Dual D-Type Flip-Flop

MM74HC14 Hex Inverting Schmitt Trigger

MM74HC174 Hex D-Type Flip-Flops with Clear

CD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

74F74 Dual D-Type Positive Edge-Triggered Flip-Flop

74AC139 74ACT139 Dual 1-of-4 Decoder/Demultiplexer

DM74157 Quad 2-Line to 1-Line Data Selectors/Multiplexers

DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control

CD4043BC CD4044BC Quad 3-STATE NOR R/S Latches Quad 3-STATE NAND R/S Latches

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

DM74LS47 BCD to 7-Segment Decoder/Driver with Open-Collector Outputs

CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

CD4013BC Dual D-Type Flip-Flop

74F675A 16-Bit Serial-In, Serial/Parallel-Out Shift Register


MM74C74 Dual D-Type Flip-Flop

74AC138 74ACT138 1-of-8 Decoder/Demultiplexer

74VHC574 Octal D-Type Flip-Flop with 3-STATE Outputs

74LS193 Synchronous 4-Bit Binary Counter with Dual Clock

74AC191 Up/Down Counter with Preset and Ripple Clock

5495A DM Bit Parallel Access Shift Registers

DM54LS260 DM74LS260 Dual 5-Input NOR Gate

DM54161 DM74161 DM74163 Synchronous 4-Bit Counters

5485 DM5485 DM Bit Magnitude Comparators

CD4027BM CD4027BC Dual J-K Master Slave Flip-Flop with Set and Reset

54157 DM54157 DM74157 Quad 2-Line to 1-Line Data Selectors Multiplexers

DM74LS373/DM74LS374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

54191 DM54191 DM74191 Synchronous Up Down 4-Bit Binary Counter with Mode Control

Quad 2-Line to 1-Line Data Selectors Multiplexers

54LS169 DM54LS169A DM74LS169A Synchronous 4-Bit Up Down Binary Counter

DM74184 DM74185A BCD-to-Binary and Binary-to-BCD Converters

CD4008BM CD4008BC 4-Bit Full Adder

LM1084 5A Low Dropout Positive Regulators

54LS193 DM54LS193 DM74LS193 Synchronous 4-Bit Up Down Binary Counters with Dual Clock

Fairchild Semiconductor Application Note July 1984 Revised May Definition

HCF4081B QUAD 2 INPUT AND GATE

HCF4070B QUAD EXCLUSIVE OR GATE

HIGH SPEED-10 MBit/s LOGIC GATE OPTOCOUPLERS

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

CD4093BM CD4093BC Quad 2-Input NAND Schmitt Trigger

Designing With the SN54/74LS123. SDLA006A March 1997

INTEGRATED CIRCUITS. 74LVC08A Quad 2-input AND gate. Product specification IC24 Data Handbook Jun 30

Features. Applications

CD4511BM CD4511BC BCD-to-7 Segment Latch Decoder Driver

HCF4056B BCD TO 7 SEGMENT DECODER /DRIVER WITH STROBED LATCH FUNCTION

LM78XX Series Voltage Regulators

Features. Instruction. Decoder Control Logic, And Clock Generators. Address Compare amd Write Enable. Protect Register V PP.

LM1036 Dual DC Operated Tone/Volume/Balance Circuit

MM54C150 MM74C Line to 1-Line Multiplexer

CD4040BC, 12-Stage Ripple Carry Binary Counters CD4060BC, 14-Stage Ripple Carry Binary Counters

AAT4280 Slew Rate Controlled Load Switch

TS555. Low-power single CMOS timer. Description. Features. The TS555 is a single CMOS timer with very low consumption:

74HC123; 74HCT123. Dual retriggerable monostable multivibrator with reset

Obsolete Product(s) - Obsolete Product(s)

1 TO 4 CLOCK BUFFER ICS551. Description. Features. Block Diagram DATASHEET

LM118/LM218/LM318 Operational Amplifiers

LM79XX Series 3-Terminal Negative Regulators

PHOTOTRANSISTOR OPTOCOUPLERS

HCC/HCF4032B HCC/HCF4038B

LM138 LM338 5-Amp Adjustable Regulators

HCF4010B HEX BUFFER/CONVERTER (NON INVERTING)


HCF4001B QUAD 2-INPUT NOR GATE

Description. Table 1. Device summary. Order code Temperature range Package Packaging Marking

74VHC112 Dual J-K Flip-Flops with Preset and Clear

Features INSTRUCTION DECODER CONTROL LOGIC AND CLOCK GENERATORS COMPARATOR AND WRITE ENABLE EEPROM ARRAY READ/WRITE AMPS 16

HCC4541B HCF4541B PROGRAMMABLE TIMER

LM386 Low Voltage Audio Power Amplifier

LM117 LM317A LM317 3-Terminal Adjustable Regulator

How to Read a Datasheet

. MEDIUM SPEED OPERATION - 8MHz . MULTI-PACKAGE PARALLEL CLOCKING FOR HCC4029B HCF4029B PRESETTABLE UP/DOWN COUNTER BINARY OR BCD DECADE

Designer s Encyclopedia of Bipolar One-Shots

MC14001B Series. B Suffix Series CMOS Gates MC14001B, MC14011B, MC14023B, MC14025B, MC14071B, MC14073B, MC14081B, MC14082B

MC14008B. 4-Bit Full Adder

.OPERATING SUPPLY VOLTAGE UP TO 46 V

Fairchild Solutions for 133MHz Buffered Memory Modules

ICS514 LOCO PLL CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

.LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M74HC154 4 TO 16 LINE DECODER/DEMULTIPLEXER. HIGH SPEED tpd = 15 ns (TYP.) at VCC =5V

Supply voltage Supervisor TL77xx Series. Author: Eilhard Haseloff

CMOS, the Ideal Logic Family

3-input EXCLUSIVE-OR gate. The 74LVC1G386 provides a 3-input EXCLUSIVE-OR function.

4-bit binary full adder with fast carry CIN + (A1 + B1) + 2(A2 + B2) + 4(A3 + B3) + 8(A4 + B4) = = S1 + 2S2 + 4S3 + 8S4 + 16COUT

CA723, CA723C. Voltage Regulators Adjustable from 2V to 37V at Output Currents Up to 150mA without External Pass Transistors. Features.

Transcription:

Dual Retriggerable One-Shot with Clear and Complementary Outputs General Description The DM74123 is a dual retriggerable monostable multivibrator capable of generating output pulses from a few nano-seconds to extremely long duration up to 100% duty cycle. Each device has three inputs permitting the choice of either leading-edge or trailing edge triggering. Pin (A) is an active-low transition trigger input and pin (B) is an active- HIGH transition trigger input. A LOW at the clear (CLR) input terminates the output pulse: which also inhibits triggering. An internal connection from CLR to the input gate makes it possible to trigger the circuit by a positive-going signal on CLR as shown in the Truth Table. To obtain the best and trouble free operation from this device please read the Operating Rules as well as the One Shot Application Notes carefully and observe recommendations. Ordering Code: Connection Diagram Features August 1986 Revised July 2001 DC triggered from active-high transition or active-low transition inputs Retriggerable to 100% duty cycle Direct reset terminates output pulse Compensated for V CC and temperature variations DTL, TTL compatible Input clamp diodes Order Number Package Number Package Description DM74123N N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Triggering Truth Table H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial Inputs A B CLR Response X X L No Trigger L X No Trigger H H Trigger H X No Trigger L H Trigger L H Trigger DM74123 Dual Retriggerable One-Shot with Clear and Complementary Outputs Functional Description The basic output pulse width is determined by selection of an external resistor (R X ) and capacitor (C X ). Once triggered, the basic pulse width may be extended by retriggering the gated active-low transition or active-high transition inputs or be reduced by use of the active-low transition clear input. Retriggering to 100% duty cycle is possible by application of an input pulse train whose cycle time is shorter than the output cycle time such that a continuous HIGH logic state is maintained at the Q output. 2001 Fairchild Semiconductor Corporation DS006539 www.fairchildsemi.com

Operating Rules 1. An external resistor (R X ) and external capacitor (C X ) are required for proper operation. The value of C X may vary from 0 to any necessary value. For small time constants high-grade mica, glass, polypropylene, polycarbonate, or polystyrene material capacitors may be used. For large time constants use tantalum or special aluminum capacitors. If the timing capacitors have leakages approaching 100 na or if stray capacitance from either terminal to ground is greater than 50 pf the timing equations may not represent the pulse width the device generates. 2. When an electrolytic capacitor is used for C X a switching diode is often required for standard TTL one-shots to prevent high inverse leakage current (Figure 1). However, its use in general is not recommended with retriggerable operation. 3. The output pulse width (T W ) for C X > 1000 pf is defined as follows: T W = K R X C X (1 + 0.7/R X ) 1. where: [R X is in Kilo-ohm] [C X is in pico Farad] [T W is in nano second] [K 0.28] FIGURE 1. 4. For C X < 1000 pf see Figure 2 for T W vs. C X family curves with R X as a parameter: Pulse Width vs. R X and C X 5. To obtain variable pulse width by remote trimming, the following circuit is recommended: Note: R remote should be as close to the one-shot as possible. FIGURE 3. 6. The retriggerable pulse width is calculated as shown below: T = T W + t PLH = K R X C X + t PLH The retriggered pulse width is equal to the pulse width plus a delay time period (Figure 4). FIGURE 4. 7. Under any operating condition C X and R X must be kept as close to the one-shot device pins as possible to minimize stray capacitance, to reduce noise pick-up, and to reduce I R and Ldi/dt voltage developed along their connecting paths. If the lead length from C X to pins (6) and (7) or pins (14) and (15) is greater than 3 cm, for example, the output pulse width might be quite different from values predicted from the appropriate equations. A non-inductive and low capacitive path is necessary to ensure complete discharge of C X in each cycle of its operation so that the output pulse width will be accurate. 8. V CC and ground wiring should conform to good high-frequency standards and practices so that switching transients on the V CC and ground return leads do not cause interaction between one-shots. A 0.01 µf to 0.10 µf bypass capacitor (disk ceramic or monolithic type) from V CC to ground is necessary on each device. Furthermore, the bypass capacitor should be located as close to the V CC pin as space permits. Note: For further detailed device characteristics and output performance please refer to the One-Shot Application Note, AN-366. FIGURE 2. www.fairchildsemi.com 2

Absolute Maximum Ratings(Note 1) Supply Voltage 7V Input Voltage 5.5V Operating Free Air Temperature Range 0 C to +70 C Storage Temperature 65 C to +150 C Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The Recommended Operating Conditions table will define the conditions for actual device operation. DM74123 Recommended Operating Conditions Symbol Parameter Min Nom Max Units V CC Supply Voltage 4.75 5 5.25 V V IH HIGH Level Input Voltage 2 V V IL LOW Level Input Voltage 0.8 V I OH HIGH Level Output Current 0.8 ma I OL LOW Level Output Current 16 ma t W Pulse Width A or B HIGH 40 (Note 2) A or B LOW 40 ns Clear LOW 40 T WQ Minimum Width of A or B (Min) Pulse at Q (Note 2) 65 ns R EXT External Timing Resistor 5 50 kω C EXT External Timing Capacitance No Restriction µf C WIRE Wiring Capacitance at R EXT /C EXT Terminal (Note 2) 50 pf T A Free Air Operating Temperature 0 70 C Note 2: T A = 25 C and V CC = 5V. Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted) Typ Symbol Parameter Conditions Min (Note 3) Max Units V I Input Clamp Voltage V CC = Min, I I = 12 ma 1.5 V V OH HIGH Level V CC = Min, I OH = Max 2.5 Output Voltage V IL = Max, V IH = Min 3.4 V V OL LOW Level V CC = Min, I OL = Max Output Voltage V IH = Min, V IL = Max 0.2 0.4 V I I Input Current @ Max Input Voltage V CC = Max, V I = 5.5V 1 ma I IH HIGH Level V CC = Max Data 40 Input Current V I = 2.4V Clear 80 µa I IL Low Level V CC = Max, V I = 0.4V Clear 3.2 Input Current Data 1.6 ma I OS Short Circuit Output Current V CC = Max (Note 4) 10 40 ma I CC Supply Current V CC = Max (Note 5)(Note 6) 46 66 ma Note 3: All typicals are at V CC = 5V, T A = 25 C. Note 4: Not more than one output should be shorted at a time. Note 5: Quiescent I CC is measured (after clearing) with 2.4V applied to all clear and A inputs, B inputs grounded, all outputs OPEN, C EXT = 0.02 µf, and R EXT = 25 KΩ. Note 6: I CC is measured in the triggered state with 2.4V applied to all clear and B inputs, A inputs grounded, all outputs OPEN, C EXT = 0.02 µf, and R EXT = 25 kω. 3 www.fairchildsemi.com

Switching Characteristics at V CC = 5V and T A = 25 C Symbol Parameter t W(out) Output Pulse Width (Note 7) Note 7: C ECT = 1000 pf, R EXT = 10 kω C L = 15 pf, R L = 400Ω From (Input) C EXT = 1000 pf, R EXT = 10 KΩ Units To (Output) Min Max A to Q 33 ns B to Q 28 ns A to Q 40 ns B to Q 36 ns Clear to Q 40 ns Clear to Q 27 ns A or B to Q 3.08 3.76 µs www.fairchildsemi.com 4

Physical Dimensions inches (millimeters) unless otherwise noted 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E DM74123 Dual Retriggerable One-Shot with Clear and Complementary Outputs Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. LIFE SUPPORT POLICY FAIRCHILD S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com 5 www.fairchildsemi.com