NTE4047B and NTE4047BT Integrated Circuit CMOS, Low Power Monostable/Astable Multivibrator

Similar documents
MM74HC4538 Dual Retriggerable Monostable Multivibrator

HCC4541B HCF4541B PROGRAMMABLE TIMER

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset

CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate

HCF4001B QUAD 2-INPUT NOR GATE

HCF4081B QUAD 2 INPUT AND GATE

CD4013BC Dual D-Type Flip-Flop

HCF4070B QUAD EXCLUSIVE OR GATE

MM74HC174 Hex D-Type Flip-Flops with Clear

CD4043BC CD4044BC Quad 3-STATE NOR R/S Latches Quad 3-STATE NAND R/S Latches

HCF4056B BCD TO 7 SEGMENT DECODER /DRIVER WITH STROBED LATCH FUNCTION

MM74HC273 Octal D-Type Flip-Flops with Clear

CD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop

Quad 2-input NAND Schmitt trigger

Description. Table 1. Device summary. Order code Temperature range Package Packaging Marking

MM74HC14 Hex Inverting Schmitt Trigger

Obsolete Product(s) - Obsolete Product(s)

CD4027BM CD4027BC Dual J-K Master Slave Flip-Flop with Set and Reset

HCC/HCF4032B HCC/HCF4038B

CD4093BM CD4093BC Quad 2-Input NAND Schmitt Trigger

CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate

HCF4028B BCD TO DECIMAL DECODER

14-stage ripple-carry binary counter/divider and oscillator

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

MADR TR. Single Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. V1. Functional Schematic. Features.

HEF4011B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Quad 2-input NAND gate

HCF4010B HEX BUFFER/CONVERTER (NON INVERTING)

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

74LS193 Synchronous 4-Bit Binary Counter with Dual Clock

NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter

HCC/HCF4027B DUAL-J-K MASTER-SLAVE FLIP-FLOP

MC14008B. 4-Bit Full Adder

. MEDIUM SPEED OPERATION - 8MHz . MULTI-PACKAGE PARALLEL CLOCKING FOR HCC4029B HCF4029B PRESETTABLE UP/DOWN COUNTER BINARY OR BCD DECADE

MADR TR. Quad Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. 4. Functional Schematic. Features.

CD4040BC, 12-Stage Ripple Carry Binary Counters CD4060BC, 14-Stage Ripple Carry Binary Counters

CD4013BC Dual D-Type Flip-Flop

MADR TR. Quad Driver for GaAs FET or PIN Diode Switches and Attenuators. Functional Schematic. Features. Description. Pin Configuration 2

DS1621 Digital Thermometer and Thermostat

TS555. Low-power single CMOS timer. Description. Features. The TS555 is a single CMOS timer with very low consumption:

DM Segment Decoder/Driver/Latch with Constant Current Source Outputs

1-of-4 decoder/demultiplexer

DM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock

DATA SHEET. HEF40193B MSI 4-bit up/down binary counter. For a complete data sheet, please also download: INTEGRATED CIRCUITS

.LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M74HC154 4 TO 16 LINE DECODER/DEMULTIPLEXER. HIGH SPEED tpd = 15 ns (TYP.) at VCC =5V

74HCU General description. 2. Features and benefits. 3. Ordering information. Hex unbuffered inverter

DM74LS151 1-of-8 Line Data Selector/Multiplexer

Features. Applications

DATA SHEET. HEF40374B MSI Octal D-type flip-flop with 3-state outputs. For a complete data sheet, please also download: INTEGRATED CIRCUITS

DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control

74HC123; 74HCT123. Dual retriggerable monostable multivibrator with reset

HEF4021B. 1. General description. 2. Features and benefits. 3. Ordering information. 8-bit static shift register

74HC107; 74HCT107. Dual JK flip-flop with reset; negative-edge trigger

DM74LS169A Synchronous 4-Bit Up/Down Binary Counter

HEF4013B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Dual D-type flip-flop

DM74121 One-Shot with Clear and Complementary Outputs

INTEGRATED CIRCUITS. 74LVC08A Quad 2-input AND gate. Product specification IC24 Data Handbook Jun 30

DS1621 Digital Thermometer and Thermostat

CD4008BM CD4008BC 4-Bit Full Adder

SELF-OSCILLATING HALF-BRIDGE DRIVER

. HIGH SPEED .LOW POWER DISSIPATION .COMPATIBLE WITH TTL OUTPUTS M54HCT27 M74HCT27 TRIPLE 3-INPUT NOR GATE. tpd = 9 ns (TYP.

DM7474 Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs

How to Read a Datasheet

74HC175; 74HCT175. Quad D-type flip-flop with reset; positive-edge trigger

MC14175B/D. Quad Type D Flip-Flop

74HC4040; 74HCT stage binary ripple counter

INTEGRATED CIRCUITS. NE558 Quad timer. Product data Supersedes data of 2001 Aug Feb 14

DM74LS157 DM74LS158 Quad 2-Line to 1-Line Data Selectors/Multiplexers

74AC191 Up/Down Counter with Preset and Ripple Clock

74HC377; 74HCT General description. 2. Features and benefits. 3. Ordering information


8-bit binary counter with output register; 3-state

ICS514 LOCO PLL CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

DATA SHEET. HEF4017B MSI 5-stage Johnson counter. For a complete data sheet, please also download: INTEGRATED CIRCUITS

74HC393; 74HCT393. Dual 4-bit binary ripple counter

DS1307ZN. 64 x 8 Serial Real-Time Clock

74HC74; 74HCT General description. 2. Features and benefits. 3. Ordering information

MC14001B Series. B Suffix Series CMOS Gates MC14001B, MC14011B, MC14023B, MC14025B, MC14071B, MC14073B, MC14081B, MC14082B

1 TO 4 CLOCK BUFFER ICS551. Description. Features. Block Diagram DATASHEET

4-bit binary full adder with fast carry CIN + (A1 + B1) + 2(A2 + B2) + 4(A3 + B3) + 8(A4 + B4) = = S1 + 2S2 + 4S3 + 8S4 + 16COUT

74HC02; 74HCT General description. 2. Features and benefits. Ordering information. Quad 2-input NOR gate

How To Power A Power Supply On A Microprocessor (Mii) Or Microprocessor Power Supply (Miio) (Power Supply) (Microprocessor) (Miniio) Or Power Supply Power Control (Power) (Mio) Power Control

css Custom Silicon Solutions, Inc.

74HC238; 74HCT to-8 line decoder/demultiplexer

Tone Ringer SL2410 LOGIC DIAGRAM PIN ASSIGNMENT SLS

Programmable Single-/Dual-/Triple- Tone Gong SAE 800

DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs

74HC154; 74HCT to-16 line decoder/demultiplexer

Chapter 9 Latches, Flip-Flops, and Timers

74HC138; 74HCT to-8 line decoder/demultiplexer; inverting

The 74LVC1G11 provides a single 3-input AND gate.

74HC2G02; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input NOR gate

DS1225Y 64k Nonvolatile SRAM

Fairchild Semiconductor Application Note July 1984 Revised May Definition

Low-power configurable multiple function gate

Data Sheet. HCMS-235x CMOS Extended Temperature Range 5 x 7 Alphanumeric Display. Features. Description. Typical Applications

TDA4605 CONTROL CIRCUIT FOR SWITCH MODE POWER SUPPLIES USING MOS TRANSISTORS

74AC139 74ACT139 Dual 1-of-4 Decoder/Demultiplexer

74HC165; 74HCT bit parallel-in/serial out shift register

3-to-8 line decoder, demultiplexer with address latches

8-bit synchronous binary down counter

Transcription:

NTE4047B and NTE4047BT Integrated Circuit CMOS, Low Power Monostable/Astable Multivibrator Description: The NTE4047B (14 Lead DIP) and NTE4047BT (SOIC 14) consists of a gatable astable multivibrator with logic techniques incorporated to permit a positive or negative edge triggered monostable multivibrator action with retriggering and external counting options. Inputs include (+) TRIGGER, ( ) TRIGGER, ASTABLE, ASTABLE, RETRIGGER, and EXTERNAL RESET. Buffered outputs are Q, Q, and OSCILLATOR. In all modes of operation, an external capacitor must be connected between C Timing and R C Common terminals, and an external resistor must be connected between the R Timing and R C Common terminals. Astable operation is enabled by a high level on the ASTABLE input of a low level on the ASTABLE input, or both. The period of the square wave at the Q and Q outputs in this mode of operation i a function of the external components employed. True input pulses on the ASTABLE input or Complement pulses on the ASTABLE input allow the circuit to be used as a gatable multivibrator. The OSCILLATOR output period will be half of the Q teminal output in the astable mode. However, a 50% duty cycle is not guaranteed at this output. The NTE4047B/BT triggers in the monostable mode when a positive going edge occurs on the (+) TRIGGER input while the ( ) TRIGGER is held low. Input pulses may be of any duration relative to the output pulse. If retrigger capability is desired, the RETRIGGER input is pulsed. The retriggerable mode of operation is limited to positive going edge. The NTE4047B/BT will retrigger as long as the RETRIGGER input is high, with or without transitions. An external countdown option can be implemented by coupling Q to an external N counter and resetting the counter with the trigger pulse. The counter output pulse is fed back to the ASTABLE input and has a duration equal to N times the period of the multivibrator. A high level on the EXTERNAL RESET input assures no output pulse during an ON power condition. This input can also be activated to terminate the output pulse at any time. For monostable operation, whenever V DD is applied, an internal power on reset circuit will clock the Q output low within one output period (t M ). Features: Very Low Power Consumption: Special CMOS Oscillator Configuration Monostable (One Shot) or Astable (Free Running) Operation True and Complemented Buffered Outputs Buffered Inputs Standardized, Symmetrical Output Characteristics 5V, 10V, and 15V Parametric Ratings

Monostable Multivibrator Features: Positive Edge or Negative Edge Trigger Output Pulse Width Independent of Trigger Pulse Duration Retriggerable Option for Pulse Width Expansion Internal Power On Reset Cicuit Long Pulse Widths Possible using Small RC Components by Means of External Counter Provision Fast Recovery Time Essentially Independent of Pulse Width Pulse Width Accuracy maintained at Duty Cycle Approaching 100% Astable Multivibrator Features: Free Running or Gatable Operating 50% Duty Cycle Oscillator Output Available Good Astable Frequency Stability Frequency Deviation (Circuits Trimmed to Frequency, V DD = 10V ±10%): = ±2% + 0.03%/ C at 100kHz = ±0.5% + 0.015%/ C at 10kHz Applications: Digital equipment where low power dissipation and/or high noise immunity are primary design requirements: Envelope Detection Frequency Discriminators Frequency Multiplication Timing Circuits Frequency Division Time Delay Applications Absolute Maximum Ratings: DC Supply Voltage Range (Voltages referenced to V SS terminal), V DD... 0.5 to +20V Input Voltage Range, All Inputs... 0.5 to V DD +0.5V DC Input, Any One Input... ±10mA Power Dissipation (T A = 55 to +100 C), P D... 500mW T A = +100 to +125 C... Derate Linearly at 12mW/ C to 200mW Device Dissipation (Per Output Transistor) For T A = Full Package Temperature Range... 100mW Operating Temperature Range, T A... 55 to +125 C Storage Temperature Range, T stg... 65 to +150 C Lead Temperature (During Soldering, 1/16 ±1/32 from case, 10sec Max), T L... +265 C Recommended Operating Conditions: (Note 1, Note 2) Parameter Min Typ Max Unit Supply Voltage Range (For T A = Full package Temperature) 3 18 V Note 1. For maximum reliability, nominal operating conditions should be selected so that operation is always within the above ranges. Note 2. If at 15V operation, a 10MΩ resistor is used, the operating temperature should be between 25 and +100 C.

Functional Pin Connections: (Note 3) Pin Connections Output Pulse Function To V DD To V SS Input To From Astable Multivibrator Free Running 4,5,6,14 7,8,9,12 10,11,13 True Gating 4,6,14 7,8,9,12 5 10,11,13 Complement Gating 6,14 5,7,8,9,12 4 10,11,13 Output Period or Pulse Width t A (10,11) = 4.40 RC t A (13) = 2.20 RC (Note 4) Monostable Multivibrator Positive Edge Trigger 4,14 5,6,7,9,12 8 10,11 Negative Edge Trigger 4,8,14 5,7,9,12 6 10,11 Retriggerable 4,14 5,6,7,9 8,12 10,11 t M (10,11) = 2.48 RC External Countdown (Note 5) 14 5,6,7,8,9,12 10,11 Note 3. In all cases, external resistor between Pin2 and Pin3, external capacitor between Pin1 and Pin3. Note 4. First positive ½ cycle pulse width = 2.48 RC. Note 5. Input Pulse to Reset of External Counting Chip External Counting Chip Output to Pin4. Static Electrical Characteristics: Characteristic Conditions Limits at Indicated Temperature ( C) Units V O V IN V DD 55 C 40 C +85 C +125 C +25 C Min. Typ. Max. Quiescent Device I DD Max. 0,5 5 1.0 1.0 30 30 0.02 1.0 μa 0,10 10 2.0 2.0 60 60 0.02 2.0 μa 0,15 15 4.0 4.0 120 120 0.02 4.0 μa 0,20 20 20 20 600 600 0.04 20 μa Output Low (Sink) I OL Min. Output High (Source) I OH Min. 0.4 0,5 5 0.64 0.61 0.42 0.36 0.51 1.0 ma 0.5 0,10 10 1.6 1.5 1.1 0.9 1.3 2.6 ma 1.5 0,15 15 4.2 4.0 2.8 2.4 3.4 6.8 ma 4.6 0,5 5 0.64 0.61 0.42 0.36 0.51 1.0 ma 2.5 0.5 5 2.0 1.8 1.3 1.15 1.6 3.2 ma 9.5 0,10 10 1.6 1.5 1.1 0.9 1.3 2.6 ma 13.5 0,15 15 4.2 4.0 2.8 2.4 3.4 6.8 ma Output Voltage Low Level V OL Max. Output Voltage High Level V OH Min. Input Low Voltage V IL Max. 0,5 5 0.05 0 0.05 V 0,10 10 0.05 0 0.05 V 0,15 15 0.05 0 0.05 V 0,5 5 4.95 4.95 5 V 0,10 10 9.95 9.95 10 V 0,15 15 14.95 14.95 15 V 0.5,4.5 5 1.5 1.5 V 1,9 10 3.0 3.0 V 1.5,13.5 15 4.0 4.0 V Input High Voltage V IH Min. 0.5,4.5 5 3.5 3.5 V 1,9 10 7.0 7.0 V 1.5,13.5 15 11.0 11.0 V Input, I IN Max. 0,18 18 ±0.1 ±0.1 ±1.0 ±1.0 ±10 5 ±0.1 μa

Dynamic Electrical Characteristics: (T A = +25 C, C L = 50pF, R L = 200kΩ, t r and t f = 20ns unless otherwise specified) Parameter Symbol Test Conditions Min Typ Max Unit Propagation Delay Time t PHL or t PLH Astable, Astable to OSC Out VDD = 5V 200 400 ns V DD = 10V 100 200 ns V DD = 15V 80 160 ns Astable, Astable to Q, Q V DD = 5V 350 700 ns V DD = 10V 175 350 ns V DD = 15V 125 250 ns (+) or ( ) Trigger to Q, Q V DD = 5V 500 1000 ns V DD = 10V 225 450 ns V DD = 15V 150 300 ns Retrigger to Q, Q V DD = 5V 300 600 ns V DD = 10V 150 300 ns V DD = 15V 100 200 ns External Reset to Q, Q V DD = 5V 250 500 ns Transition Time OSC Out, Q, Q Minimum Input Pulse Width (+) Trigger, ( ) Trigger V DD = 10V 100 200 ns V DD = 15V 70 140 ns t THL or t TLH V DD = 5V 100 200 ns V DD = 10V 50 100 ns V DD = 15V 40 80 ns t w V DD = 5V 200 400 ns V DD = 10V 80 160 ns V DD = 15V 50 100 ns Reset V DD = 5V 100 200 ns V DD = 10V 50 100 ns V DD = 15V 30 60 ns Retrigger V DD = 5V 300 600 ns Input Rise and Fall Time, t r, t f All Trigger Inputs For (+) Trigger t r only is unlimited For ( ) Trigger t f only is unlimited V DD = 10V 115 230 ns V DD = 15V 75 150 ns t f V DD = 5V 270 μs V DD = 10V 18 μs V DD = 15V 9 μs t r V DD = 5V 325 μs V DD = 10V 9 μs V DD = 15V 4 μs Q or Q Deviation from 50% Duty Factor V DD = 5V ±0.5 ±1.0 % V DD = 10V ±0.5 ±1.0 % V DD = 15V ±0.1 ±0.5 % Input Capacitance C IN Any Input 5.0 7.7 pf

Pin Connection Diagram C 1 R 2 R C Common 3 Astable 4 Astable 5 ( ) Trigger 6 7 V SS 14 V DD 13 OSC Out 12 Retrigger 11 Q 10 Q 9 Ext Reset 8 (+) Trigger NTE4047B 14 8 1 7.600 (15.24).200 (5.08) Max.300 (7.62).100 (2.45).099 (2.5) Min.785 (19.95) Max.340 (8.64) NTE4047BT 14 1 8 7.154 (3.91).198 (5.03).050 (1.27) 016 (.406).236 (5.99) 061 (1.53).006 (.152) NOTE: Pin1 on Beveled Edge