SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

Similar documents
ORDERING INFORMATION. TOP-SIDE MARKING PDIP N Tube SN74LS07N SN74LS07N PACKAGE. SOIC D Tape and reel SN74LS07DR

SN54HC157, SN74HC157 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

SN54HC191, SN74HC191 4-BIT SYNCHRONOUS UP/DOWN BINARY COUNTERS

SN54F157A, SN74F157A QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

SDLS068A DECEMBER 1972 REVISED OCTOBER Copyright 2001, Texas Instruments Incorporated

SN54ALS191A, SN74ALS191A SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS

SN28838 PAL-COLOR SUBCARRIER GENERATOR

SN54165, SN54LS165A, SN74165, SN74LS165A PARALLEL-LOAD 8-BIT SHIFT REGISTERS

µa7800 SERIES POSITIVE-VOLTAGE REGULATORS

TSL250, TSL251, TLS252 LIGHT-TO-VOLTAGE OPTICAL SENSORS

V OUT. I o+ & I o- (typical) 2.3A & 3.3A. Package Type

INTEGRATED CIRCUITS. 74F153 Dual 4-line to 1-line multiplexer. Product specification 1996 Jan 05 IC15 Data Handbook

TSL INTEGRATED OPTO SENSOR

HEF4011B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Quad 2-input NAND gate

Filter Design in Thirty Seconds

description/ordering information

DM74LS05 Hex Inverters with Open-Collector Outputs

3-input EXCLUSIVE-OR gate. The 74LVC1G386 provides a 3-input EXCLUSIVE-OR function.

1-of-4 decoder/demultiplexer

Standard Linear & Logic Semiconductor Marking Guidelines

HEF4021B. 1. General description. 2. Features and benefits. 3. Ordering information. 8-bit static shift register


PI5C

LOW-VOLTAGE DUAL 1-OF-4 MULTIPLEXER/ DEMULTIPLEXER

DM74LS157 DM74LS158 Quad 2-Line to 1-Line Data Selectors/Multiplexers

Designing Gain and Offset in Thirty Seconds

Application Report. 1 Description of the Problem. Jeff Falin... PMP Portable Power Applications ABSTRACT

SN55115, SN75115 DUAL DIFFERENTIAL RECEIVERS

August 2001 PMP Low Power SLVU051

TS555. Low-power single CMOS timer. Description. Features. The TS555 is a single CMOS timer with very low consumption:

74HC02; 74HCT General description. 2. Features and benefits. Ordering information. Quad 2-input NOR gate

4-bit binary full adder with fast carry CIN + (A1 + B1) + 2(A2 + B2) + 4(A3 + B3) + 8(A4 + B4) = = S1 + 2S2 + 4S3 + 8S4 + 16COUT

LM556 LM556 Dual Timer

74F257A Quad 2-line to 1-line selector/multiplexer, non-inverting (3-State)

How To Close The Loop On A Fully Differential Op Amp

Quad 2-input NAND Schmitt trigger

Data sheet acquired from Harris Semiconductor SCHS067B Revised July 2003

The 74LVC1G11 provides a single 3-input AND gate.

74HC377; 74HCT General description. 2. Features and benefits. 3. Ordering information

3-to-8 line decoder, demultiplexer with address latches

74HC2G02; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input NOR gate

INTEGRATED CIRCUITS. 74LVC08A Quad 2-input AND gate. Product specification IC24 Data Handbook Jun 30

DM74LS153 Dual 1-of-4 Line Data Selectors/Multiplexers

Low-power configurable multiple function gate

Data sheet acquired from Harris Semiconductor SCHS087D Revised October 2003

74HC238; 74HCT to-8 line decoder/demultiplexer

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

bq2114 NiCd or NiMH Gas Gauge Module with Charge-Control Output Features General Description Pin Descriptions

74HCU General description. 2. Features and benefits. 3. Ordering information. Hex unbuffered inverter

74HC154; 74HCT to-16 line decoder/demultiplexer

TIL311 HEXADECIMAL DISPLAY WITH LOGIC

8-channel analog multiplexer/demultiplexer

DM74LS151 1-of-8 Line Data Selector/Multiplexer

High-speed switching diodes. Type number Package Configuration Package NXP JEITA JEDEC


HEF4013B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Dual D-type flip-flop

14-stage ripple-carry binary counter/divider and oscillator

AUIPS71411G CURRENT SENSE HIGH SIDE SWITCH

Triple single-pole double-throw analog switch

Data sheet acquired from Harris Semiconductor SCHS020C Revised October 2003

74HC175; 74HCT175. Quad D-type flip-flop with reset; positive-edge trigger

BAT54 series SOT23 Schottky barrier diodes Rev. 5 5 October 2012 Product data sheet 1. Product profile 1.1 General description

54LS174,54LS175,DM54LS174,DM54LS175, DM74LS174,DM74LS175

Medium power Schottky barrier single diode

The 74LVC1G04 provides one inverting buffer.

LM5030 LM5030 Application: DC - DC Converter Utilizing the Push-Pull Topology

ULN2801A, ULN2802A, ULN2803A, ULN2804A

74HC107; 74HCT107. Dual JK flip-flop with reset; negative-edge trigger

Hex buffer with open-drain outputs

Schottky barrier quadruple diode

Controlling TAS5026 Volume After Error Recovery

Pressure Transducer to ADC Application

SN54/74LS682 SN54/74LS684 8-BIT MAGNITUDE COMPARATORS SN54/74LS688 8-BIT MAGNITUDE COMPARATORS FAST AND LS TTL DATA 5-603

OLF500: High CMR, High-Speed Logic Gate Hermetic Surface Mount Optocoupler

Low forward voltage High breakdown voltage Guard-ring protected Hermetically sealed glass SMD package

DM74LS169A Synchronous 4-Bit Up/Down Binary Counter

ULN2001, ULN2002 ULN2003, ULN2004

74HC4040; 74HCT stage binary ripple counter

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

MM74HC174 Hex D-Type Flip-Flops with Clear

UTC UNISONIC TECHNOLOGIES CO. LTD 1 LINEAR INTEGRATED CIRCUIT 7CH DARLINGTON SINK DRIVER

Texas Instruments. FB PS LLC Test Report HVPS SYSTEM AND APPLICATION TEAM REVA

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state

8-bit binary counter with output register; 3-state

CD4013BC Dual D-Type Flip-Flop

74HC138; 74HCT to-8 line decoder/demultiplexer; inverting

CAN bus ESD protection diode

How To Make A Two Series Cell Battery Pack Supervisor Module

74HC32; 74HCT General description. 2. Features and benefits. Quad 2-input OR gate

LM134-LM234-LM334. Three terminal adjustable current sources. Features. Description

RETRIEVING DATA FROM THE DDC112

CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate

MM74HC273 Octal D-Type Flip-Flops with Clear

CD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop

CUSTOM GOOGLE SEARCH PRO. User Guide. User Guide Page 1

74HC393; 74HCT393. Dual 4-bit binary ripple counter

MC14008B. 4-Bit Full Adder

74HC165; 74HCT bit parallel-in/serial out shift register

INTEGRATED CIRCUITS. 74F74 Dual D-type flip-flop. Product specification Supercedes data of 1990 Oct 23 IC15 Data Handbook.

Transcription:

Convert TTL Voltage Levels to MOS Levels High Sink-Current Capability Input Clamping Diodes Simplify System Design Open-Collector Drivers for Indicator Lamps and Relays Inputs Fully Compatible With Most TTL Circuits description These TTL hex inverter buffers/drivers feature high-voltage open-collector outputs for interfacing with high-level circuits (such as MOS) or for driving high-current loads (such as lamps or relays), and also are characterized for use as inverter buffers for driving TTL inputs. The SN0 and SN70 have minimum breakdown voltages of 0 V. The SN and SN7 have minimum breakdown voltages of V. The maximum sink current is 0 ma for the SN0 and SN, and 0 ma for the SN70 and SN7. SN0, SN, SN70, SN7 SDLS0 DECEMBER 9 REVISED DECEMBER 200 SN0, SN...J OR W PACKAGE SN70... D, N, OR NS PACKAGE SN7...D OR N PACKAGE (TOP VIEW) A Y A Y 2 7 2 0 9 V CC A A SN0... FK PACKAGE (TOP VIEW) Y 2 20 9 7 7 9 0 2 Y V CC A A No internal connection ORDERING INFORMATION TA PACKAGE ORDERABLE PART NUMBER SN70D SOIC D Tape and reel SN70DR SN7D 0 C to 70 C Tape and reel SN7DR C to 2 C PDIP N SN70N SN7N TOP-SIDE MARKING 70 7 SN70N SN7N SOP NS Tape and reel SN70NSR SN70 CDIP J CDIP W SNJ0J SNJ0J SNJJ SNJJ SNJ0W SNJ0W SNJW SNJW LCCC FK SNJ0FK SNJ0FK Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package. Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright 200, Texas Instruments Incorporated On products compliant to MIL-PRF-, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters. POST OFFICE BOX 0 DALLAS, TEXAS 72

SDLS0 DECEMBER 9 REVISED DECEMBER 200 logic diagram (positive logic) 2 Y A Y A 9 0 A 2 Y = A schematic (each buffer/driver) 0, VCC kω. kω Input A 2 kω. kω Output Y 00 Ω kω Resistor values shown are nominal. absolute maximum ratings over operating free-air temperature (unless otherwise noted) Supply voltage, V CC (see Note )............................................................. 7 V Input voltage, V I (see Note )................................................................ V Output voltage, V O (see Notes and 2): SN0, SN70...................................... 0 V SN, SN7...................................... V Package thermal impedance, θ JA (see Note ): D package................................... C/W N package................................... 0 C/W NS package................................. 7 C/W Storage temperature range, T stg................................................... C to 0 C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES:. Voltage values are with respect to network ground terminal. 2. This is the maximum voltage which should be applied to any output when it is in the off state.. The package thermal impedance is calculated in accordance with JESD -7. 2 POST OFFICE BOX 0 DALLAS, TEXAS 72

SDLS0 DECEMBER 9 REVISED DECEMBER 200 recommended operating conditions SN0 SN SN70 SN7 UNIT MIN NOM MAX MIN NOM MAX VCC Supply voltage...7.2 V VIH High-level input voltage 2 2 V VIL Low-level input voltage 0. 0. V High-level output voltage 0 0 0 IOL Low-level output current 0 0 ma TA Operating free-air temperature 2 0 70 C V electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS SN0 SN SN70 SN7 MIN TYP MAX MIN TYP MAX VIK VCC = MIN, II = 2 ma.. V IOH VCC = MIN, VIL = 0. V, = 0.2 0.2 ma VOL VCC = MIN, VIH =2V IOL = ma 0. 0. IOL = 0.7 0.7 II VCC = MAX, VI =. V ma IIH VCC = MAX, VIH = 2. V 0 0 µa IIL VCC = MAX, VIL = 0. V.. ma ICCH VCC = MAX 0 0 ma ICCL VCC = MAX 2 2 ma For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. All typical values are at VCC = V, TA = 2 C. = 0 V for 0 and V for. IOL = 0 ma for SN and 0 ma for SN7. UNIT V switching characteristics, V CC = V, T A = 2 C (see Figure ) PARAMETER FROM (INPUT) TO (OUTPUT) A Y RL = 0 Ω, CL = pf TEST CONDITIONS MIN TYP MAX UNIT 0 2 ns POST OFFICE BOX 0 DALLAS, TEXAS 72

SDLS0 DECEMBER 9 REVISED DECEMBER 200 PARAMETER MEASUREMENT INFORMATION VCC From Output Under Test RL CL (see Note A) Test Point LOAD CIRCUIT Input V 0 V High-Level Pulse In-Phase Output VOL tw Low-Level Pulse Out-of-Phase Output VOL VOLTAGE WAVEFORMS PULSE WIDTHS VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES NOTES: A. CL includes probe and jig capacitance. B. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily. C. All input pulses are supplied by generators having the following characteristics: PRR MHz, ZO = 0 Ω, tr 7 ns, tf 7 ns. D. The outputs are measured one at a time with one input transition per measurement. Figure. Load Circuit and Voltage Waveforms POST OFFICE BOX 0 DALLAS, TEXAS 72

IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Mailing Address: Texas Instruments Post Office Box 0 Dallas, Texas 72 Copyright 200, Texas Instruments Incorporated