SuperSpeed USB Developers Conference

Similar documents
SuperSpeed USB Host: Jeff Ravencraft, USB-IF president and chairman

USB 3.1 Type-C and USB PD connectors

Introduction to USB 3.0

USB 3.0 INTERNAL CONNECTOR AND CABLE SPECIFICATION

Managing Connector and Cable Assembly Performance for USB SuperSpeed

An Analysis of Wireless Device Implementations on Universal Serial Bus

USB 3.1 Channel Loss Budgets

Technical Introduction of the New USB Type-C Connector

Project 4: Pseudo USB Simulation Introduction to UNIVERSAL SERIAL BUS (USB) STANDARD

SuperSpeed USB 3.0: Ubiquitous Interconnect for Next Generation Consumer Applications

Computer buses and interfaces

Real-time Operating Systems Lecture 27.1

1000BASE-T and 10/100/1000BASE-T Copper SFP Transceiver

Electrical Compliance Test Specification SuperSpeed Universal Serial Bus

STF & STF201-30

PCI Express: The Evolution to 8.0 GT/s. Navraj Nandra, Director of Marketing Mixed-Signal and Analog IP, Synopsys

PRODUCT SPECIFICATION

KVPX CONNECTOR SERIES HIGH SPEED SIGNAL INTEGRITY REPORT

Electrical Compliance Test Specification SuperSpeed Universal Serial Bus

PCI-SIG ENGINEERING CHANGE NOTICE

Discussion Paper Category 6 vs Category 5e Cabling Systems and Implications for Voice over IP Networks

USB ENGINEERING CHANGE NOTICE

NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter

Cabling Specifications

How to build a high speed PCI Express bus expansion system using the Max Express product family 1

2. What is the maximum value of each octet in an IP address? A. 128 B. 255 C. 256 D. None of the above

The Evolution of Copper Cabling Systems from Cat5 to Cat5e to Cat6 Copper Cabling Standards and Technical Aspects

10/100/1000BASE-T SFP Transceiver

IEEE p1394c: 1394 with 1000BASE-T PHY Technology. Kevin Brown

APPLICATION NOTE. Circuit Protection Considerations for USB Overcurrent Protection

USB 3.0 SUPERSPEED TM A new era of connectivity, data transfer and charging

Networking 101 (Networking Basics) Presentation to UCHUG - 1/03/07 G. Skalka

Direct Attach Cable with Micro Coaxial Wire for Data Center

1500 bytes Universal Serial Bus Bandwidth Analysis

Successfully negotiating the PCI EXPRESS 2.0 Super Highway Towards Full Compliance

MICRO SFP+ CONNECTOR & CABLE ASSEMBLY

Evolution of Cabling Standards TIA/EIA ISO/IEC CENELEC. by Paul Kish NORDX/CDT Chair TIA TR 41.8

Atmel AVR1017: XMEGA - USB Hardware Design Recommendations. 8-bit Atmel Microcontrollers. Application Note. Features.

AMP CO Plus Insert for Cat. 6 A Applications

SuperSpeed USB Update

USB 3.0 Hub + Gigabit Ethernet. Docking Station

HIGHSPEED ETHERNET THE NEED FOR SPEED. Jim Duran, Product Manager - Americas WHITE PAPER. Molex Premise Networks

The easy way! Mark Maszak. Jane Lawrence Program Manager Microsoft. Microsoft

An Engineer s Guide to Full Compliance for CAT 6A Connecting Hardware

Computer Organization & Architecture Lecture #19

Product Specification. 1000BASE-T RoHS Compliant Copper SFP Transceiver FCLF8520P2BTL / FCLF8521P2BTL / FCLF8522P2BTL

Example: Multiple OFDM Downstream Channels and Examining Backwards Compatibility. Mark Laubach, Avi Kliger Broadcom

STF THRU STF203-33

PHY Interface For the PCI Express, SATA, and USB 3.0 Architectures Version 4.0

Network Design. Yiannos Mylonas

UMBC. ISA is the oldest of all these and today s computers still have a ISA bus interface. in form of an ISA slot (connection) on the main board.

USB Port Extender Kit

10/100BASE-T Copper Transceiver Small Form Pluggable (SFP), 3.3V 100 Mbps Fast Ethernet. Features. Application

USB2.0 Technical Manual

Intel architecture. Platform Basics. White Paper Todd Langley Systems Engineer/ Architect Intel Corporation. September 2010

USB Port PCI Express Card

LAN Switching Computer Networking. Switched Network Advantages. Hubs (more) Hubs. Bridges/Switches, , PPP. Interconnecting LANs

Fiber Distributed Data Interface

Networks. The two main network types are: Peer networks

PCI Express* Ethernet Networking

Extending USB connections. SMART Board 800 series interactive whiteboards and systems

Creating a PCI Express Interconnect AJAY V. BHATT, TECHNOLOGY AND RESEARCH LABS, INTEL CORPORATION

USB OTG and Embedded Host Microchip Technology Incorporated. All Rights Reserved. Slide 1

ENGINEERING CHANGE NOTICE

Bluetooth Serial Adapter

3 Address Spaces & Transaction Routing. The Previous Chapter. This Chapter. The Next Chapter

Pericom PCI Express 1.0 & PCI Express 2.0 Advanced Clock Solutions

Computer Systems Structure Input/Output

WHITEPAPER. Cable and Connector for Hiperface dsl motor drive applications

PCI Express Overview. And, by the way, they need to do it in less time.

USB Port PCI Express Card

ADACSNET USB Control Module

Nexus Technology Review -- Exhibit A

M68EVB908QL4 Development Board for Motorola MC68HC908QL4

Maximizing Server Storage Performance with PCI Express and Serial Attached SCSI. Article for InfoStor November 2003 Paul Griffith Adaptec, Inc.

Switch board datasheet EB

MCB3101 (Class I) WiRobot Serial Bluetooth Wireless Module User Manual

Overview of Routing between Virtual LANs

HANDLING SUSPEND MODE ON A USB MOUSE

11/22/

4Links. Half-Duplex SpaceWire. Barry M Cook, Paul Walker. 4Links Limited Bletchley Park MK3 6EB UK SpW-WG12 1

6000 Series Buccaneer. 30 twist locking Tamperproof lock prevents accidental un-mating. Cat 5e shielded coupler Maintains shielding

2.0 System Description

USB to RS-422/485 Serial Adapter

Chapter 4 Connecting to the Internet through an ISP

Networked AV Systems Pretest

Whale 3. User Manual and Installation Guide. DC Servo drive. Contents. 1. Safety, policy and warranty Safety notes Policy Warranty.

1394 locking cables. Your locking cables for AVT IEEE 1394 cameras

Data Communications Competence Center

TCP/IP MODULE CA-ETHR-A INSTALLATION MANUAL

RN-WIFLY-EVAL-UM. WiFly Evaluation Kit Roving Networks. All rights reserved. RN-WIFLY-EVAL-UM Version 1.32r 10/9/2012 USER MANUAL

Mbps PCI LAN Controller A Guide to Compatibility

Fast Ethernet and Gigabit Ethernet. Networks: Fast Ethernet 1

Methode Electronics. DM-317-XXXX 40 Gbps QSFP+ Passive Cable RoHS COMPLIANT.

LoRa FAQs. 1 of 4 Semtech. Semtech Corporation LoRa FAQ

Smarthome SELECT Bluetooth Wireless Stereo Audio Receiver and Amplifier INTRODUCTION

Data Bulletin. Communications Wiring for POWERLINK G3 Systems Class 1210 ABOUT THIS BULLETIN APPLICATION INTRODUCTION.

The Dusk of FireWire - The Dawn of USB 3.0

PCI EXPRESS: AN OVERVIEW OF PCI EXPRESS, CABLED PCI EXPRESS, AND PXI EXPRESS

1+1 PROTECTION WITHOUT RELAYS USING IDT82V2044/48/48L & IDT82V2054/58/58L HITLESS PROTECTION SWITCHING

Transcription:

SuperSpeed USB Developers Conference Tokyo, Japan May 20-21, 2009

USB 3.0 Architecture Overview Bob Dunstan USB 3.0 Technical Workgroup Chair Intel Corporation

Agenda What is SuperSpeed (USB 3.0) Connectors/cables Physical Layer Link Layer Protocol Layer Power Management Summary 3

USB 3.0 Features 10x performance increase over USB 2.0 Backward compatible Legacy devices continue to work when plugged into new host connector New devices work when plugged in legacy systems albeit at USB 2.0 speeds Existing class drivers continue to work Same USB Device Model Pipe Model USB Framework Transfer types Power Efficient Provides excellent power characteristics (especially for idle links) Both on the device and the platform Eliminate need for polling Extensible Protocol designed to efficiently scale up 4

USB 3.0 Bus Architecture Dual-bus architecture SuperSpeed bus operates concurrently with USB 2.0 Electrically/mechanically backward & forward compatible Devices discovered/configured at fastest signaling rate Hubs provide additional connection points SuperSpeed USB Dual simplex signaling Packets routed to device Hubs store and forward Asynchronous notifications 5

SuperSpeed Layered Architecture 6

USB 3.0 Connector & Cable Goals and Objectives Deliver low cost connectors and cable assemblies solutions to meet USB 3.0 architecture and performance needs Support 5 Gbps data rate Manage compatibility with USB 2.0 Minimize connector form factor variations Contain EMI Comprehend ease-of-use aspects 7

Connector Interoperability Summary Receptacle USB 2.0 Standard-A USB 3.0 Standard-A USB 2.0 Standard-B USB 3.0 Standard-B USB 3.0 Powered-B USB 2.0 Micro-B USB 3.0 Micro-B USB 2.0 Micro-AB USB 3.0 Micro-AB Plugs Accepted USB 2.0 Standard-A or USB 3.0 Standard-A USB 3.0 Standard-A or USB 2.0 Standard-A USB 2.0 Standard-B USB 3.0 Standard-B or USB 2.0 Standard-B USB 3.0 Powered-B, USB 3.0 Standard-B, or USB 2.0 Standard-B USB 2.0 Micro-B USB 3.0 Micro-B or USB 2.0 Micro-B USB 2.0 Micro-B or USB 2.0 Micro-A USB 3.0 Micro-B, USB 3.0 Micro-A, USB 2.0 Micro-B, or USB 2.0 Micro-A 8

USB 3.0 Standard-A Connector Same interface as the USB 2.0 Standard-A connector, but with added pins for SuperSpeed USB signals Complete compatibility with USB 2.0 Standard-A connector Double-stacked connectors supported USB3_TX USB3_RX GND GND D- VBUS D+ 9

USB 3.0 Standard-B Connector Defined for relatively large, stationary peripherals such as hard drives and printers Visually different from USB 2.0 Standard-B connector But the receptacle accepts a USB 2.0 Standard-B plug 10

USB 3.0 Micro Connector Family Defined for hand held devices Backward compatible with USB 2.0 Micro connectors Based on USB 2.0 Micro-B connector with an extended portion for the SuperSpeed USB signals USB 3.0 Micro-A and AB connectors are identical to USB 3.0 Micro-B connector except for different keying USB 2.0 Portion USB 3.0 Portion Micro-B Micro-AB/A 11

Cables Unshielded twisted pair (UTP) cable used for USB 2.0 cannot be used for SuperSpeed USB Shielded differential pair (SDP, twisted or twinax) is needed for SuperSpeed USB Signal integrity and EMI containment Filler, optional UTP Signal Pair SDP Signal Pair Braid Power Jacket SDP Signal Pair Ground U-005 0-5 RLGC Model Measured Diff IL, db -10-15 -20 0 1 2 3 4 5 6 7 8 9 10 Frequency, GHz 12

SuperSpeed Physical Layer Symbols & Sideband Signaling 13

Physical Layer Support up to a 3 Meter cable Based on existing specs Signaling similar to mix of high-speed serial buses (PCIe/SATA) 2 differential pairs dual simplex Retain sideband functionality (e.g. reset, wake) without additional wires Low Frequency Periodic Signaling (LFPS) similar to PCIe beaconing Retain USB Hot Plug functionality Rx termination for connect/disconnect detect 14

SuperSpeed Link Layer Packets & Link Cmds 15

Link Layer Robust & Reliable Redundancy, advanced encoding techniques and retries >10-20 undetectable error rate for link commands Effective Power Management Four link power states Either port can initiate link power state change Low Frequency Periodic Signaling (LFPS) Link Commands Link flow control Link power state change Packets Header Packets Store and forward Link level retries guarantee reliability Contain information consumed by link or host or device Data Packet Compound packet contains header plus data payload 16

SuperSpeed Protocol Layer Headers & Data 17

Protocol Layer Preserved legacy SW stack USB 2.0 transfer types (bulk, control, interrupt, isochronous) Streams enhance bulk s capabilities Multiple commands on a pipe Out of order completion Optimized for good power management Routable Packet Architecture Asynchronous notifications Efficient use of bandwidth Simultaneous IN / OUTs 18

Packet Basics Header & Data Packets Move between host and device Address triple: device address, endpoint number, direction Route String describes path between host and device Host initiates ALL data transfers Devices Either respond immediately or defer the packet Hubs proxy for target device by deferring packets routed to a downstream port whose link is not active Deferred requests restarted asynchronously Device notifies host which responds with a new transfer request Bus active only when moving data 19

Example IN Transaction 20

SuperSpeed USB Application Layer Same as USB 2.0 21

Power Management Overview

Power Management Overview Power Management is at all levels PHY layer, e.g. remote wakeup signaling Link layer, e.g. low power link state entry & exit Protocol layer, e.g. endpoint busy / ready notifications Devices, e.g. function suspend Hubs, e.g. bubble up link PM Hosts, e.g. ping / ping response messaging Power efficiency at system level Async endpoint busy / ready notifications no polling Packets routed, not broadcast Low power link states entered automatically when idle

SuperSpeed USB Power Management Primitives Physical Layer Lower power per bit Dual simplex - don t need to turn around the bus Low Frequency Periodic Signaling Link Layer Four Link States - trade lower power for increased latency U0: operational, U1: link idle with fast exit (PLL remains on) U2: link idle with slow exit (PLL may be off), U3: suspend Protocol Layer Deferring & asynchronous device notifications Packets Pending flag Ping/Ping Response Selective Suspend Isochronous Timestamp packets Latency Tolerance Message 24

USB 3.0 SuperSpeed Hubs SuperSpeed hubs are more than port expanders Hubs central to SuperSpeed USB power management A hub adjusts its upstream port link state based in its downstream ports link state A hub routes a downstream flowing packet only to the specified port A hub defers packets directed to ports whose links are not in the active state A hub has programmable inactivity timers on its downstream ports A hub only forwards multicast timestamp packets to downstream ports whose link is active A hub marks timestamp packets that are delayed 25

Simple Deferring Example 26

Deferring Balances Performance with Power Management 27

Host Support for Bus Power Management - Interrupt Endpoints Interrupt transfers must get completed within service interval Devices may use U1 / U2 Host sends transfer far enough ahead of time to compensate for worst case link exit latency Host stops interrupt endpoint activity upon receipt of an NRDY Resumes upon receipt of an ERDY No polling links can enter U1 / U2 when there is no activity

Host Support for Bus Power Management Isochronous Endpoints and Timestamp TPs Isochronous transfers must get completed within service interval Devices want to use U1 / U2 for improved power efficiency Devices must comprehend U1 / U2 exit latencies Ping / ping response messaging Host sends a ping to isochronous device ahead of an isoch transfer Gets all links in path to device back to U0 prior to transfer Device responds with a ping response to host Host then schedules isochronous transfer Device keeps link in U0 until transfer occurs Host can perform other transfers while waiting for ping response Timestamp packets sent at bus interval boundaries Only sent on downstream ports in U0 U1 / U2 link inactivity timers ignore timestamp packets

Function Suspend and Device Suspend Function suspend Individual functions* placed into function suspend independently Controlled by FUNCTION_SUSPEND feature selector Device suspend Device-wide state coupled to U3 Entered / exited intrinsically as a result of U3 entry / exit SetPortFeature(PORT_LINK_STATE U3) Device suspend entered regardless of function suspend state Selective suspend also supported System software may initiate device suspend when all of a device s functions are in function suspend * Composite devices contain multiple functions

SuperSpeed USB Power Management Fine grain power management controlled by devices Devices control their own link state Host provides packets pending transfer information to device When no transfers are pending, devices can put their link into a reduced power management state Hubs play key role Propagate link state upwards Forward packets only to the link in the direct path Forward Isochronous Timestamp packets only to active links and do not effect inactivity timers Default power management policy Systems set by inactivity timers in downstream ports 31

System Level Power Management Latency Tolerance Messaging LTM enables system to enter deeper power saving states with cooperation of devices Devices report the latency they can tolerate from the system in response to a request Send host LTM notification packet with latency value Allows system to enter deeper sleep states when devices in system can tolerate it

Summary Physical layer is based on existing industry specs Maintained backwards compatibility Cabling/connector Standard A receptacles backward compatible with USB 2.0 New B and Micro AB receptacles backward compatible with USB 2.0 Devices USB 2.0 support remains Software Existing device drivers just work Hubs support both USB 2.0 & SuperSpeed devices Link and Protocol optimized for Power Management U0-U3 link states Devices drive own link state, hubs propagate up Deferring and asynchronous notifications maximize opportunities for PM Hub inactivity timers provide coarser, but effective default PM 33

Call to Action Download & Review USB 3.0 Material USB 3.0 Version 1.0 Specification Referenced documents Pipe Spec (www.developers.intel.com) Tell us about your product plans 34

Backup

USB 3.0 Connector & Cable Std A - Same interface as USB 2.0 Standard-A connector, but with added pins for USB 3.0 Super-Speed signals USB 3.0 Portion Complete compatibility with USB 2.0 Standard-A connector Std B - Defined for relatively large, stationary peripherals such as hard drives and printers USB 3.0 Portion Powered version variant is a defined Visually different from USB 2.0 Standard-B connector Micro B - Based on the proven USB 2.0 Micro-B connector design with an extended portion for the Super-Speed signals USB 3.0 Portion USB 3.0 Micro-A and AB connectors are identical to USB 3.0 Micro-B connector except for keying/profile differences 36

Defined Cable Assemblies Compliance cable assemblies: USB 3.0 Standard-A plug to USB 3.0 Standard-B plug USB 3.0 Standard-A plug to USB 3.0 Micro-B plug USB 3.0 Standard-A plug to USB 3.0 Standard-A plug USB 3.0 Micro-A plug to USB 3.0 Micro-B plug USB 3.0 Micro-A plug to USB 3.0 Standard-B plug Captive cable with USB 3.0 Standard-A plug Permanently attached cable with USB 3.0 Micro-A plug Permanently attached cable with USB 3.0 Powered-B plug 37

TDR of Mated Connectors TDR with a 50 ps (20-80%) rise time 90+/-15 ohms- required for all USB 3.0 mated connectors Example: USB 3.0 Standard-B Mated Connector 38

Cable Assembly SDD21 Differential insertion loss is a key requirement Supports 3 meter long cable assembly With 26 AWG wire Differential Insertion Loss, db 0-5 -10-15 -20 X: 100 Y: -1.5 X: 1250 Y: -5 X: 2500 Y: -7.5-7.5 db at 2.5 GHz -25 X: 7500 Y: -25-30 0 1000 2000 3000 4000 5000 6000 7000 Frequency, MHz 0-5 X: 2.5e+009 Y: -6.871-6.9 db at 2.5 GHz Scattering matrix entries, magnitude (db) S(1,2) -10-15 -20-25 Measured 3 meter USB3 cable assembly prototype -30-35 0 1 2 3 4 5 6 7 8 9 10 39

Cable Assembly - Crosstalk Differential NEXT is specified for USB3-to-USB3 pairs Differential NEXT and FEXT are specified for USB2-to-USB3 pairs Due to the internal construction of the USB 3.0 Standard-A connector, we have to tolerate a quite large crosstalk between USB 3.0 and USB 2.0 pairs This is a problem only when USB 2.0 and USB 3.0 signals are running simultaneously (only allowed for hubs) -15-5 Differential Near End Crosstalk, db -20-25 -30-35 X: 100 Y: -27 X: 2500 Y: -27 X: 3000 Y: -23 X: 7500 Y: -23 Differential Crosstalk, db -10-15 -20-25 X: 100 Y: -21 X: 2500 Y: -21 X: 3000 Y: -15 X: 7500 Y: -15-40 0 1000 2000 3000 4000 5000 6000 7000 Frequency, MHz -30 0 1000 2000 3000 4000 5000 6000 7000 Frequency, MHz 40

Key Mechanical Requirements Durability Micro family: 10,000 cycles All other connectors Standard durability class: 1500 cycles High durability class: 5000 cycles Unmating force 10N min initial, 8N min EOL 4-Axis continuity Required for Micro connector family Mated cable Assembly voltage drop (Vbus and GND, respectively) 225mV max with a 900mA current 225 mv 41

Attention Required Great attention must be paid to electrical design details to minimize TDR Impedance mismatch, crosstalk between SuperSpeed USB pairs and crosstalk between SuperSpeed USB and D+/D- pairs The cable termination management is particularly important Unintended shorting in Standard-A connectors between pins during insertion/extraction must be avoided USB 3.0 plug with USB 2.0 receptacle USB 2.0 plug with USB 3.0 receptacle Exposed contact (to human fingers) is not allowed Appropriate (friction) latch design is important to connection robustness 42