Standard and Expert Tools in the industrial EDA/EMC design flow

Similar documents
Streamlining the creation of high-speed interconnect on digital PCBs

Power Delivery Network (PDN) Analysis

IBIS for SSO Analysis

Temperature-Aware Design of Printed Circuit Boards

Figure 1 FPGA Growth and Usage Trends

Automated EMC Rule Checking for PCB Designs in the Real-World

PADS PCB Design Solutions

Circuit Simulation and Technical Support Tools

Sentinel-SSO: Full DDR-Bank Power and Signal Integrity. Design Automation Conference 2014

Application Note: PCB Design By: Wei-Lung Ho

Cadence PCB Signal and Power Integrity technology

ZUKEN Soluzioni dinamiche per progettare sistemi Automotive. Claudio Meola Account Manager

IIB. Complete PCB Design Using OrCAD Capture and PCB Editor. Kraig Mitzner. ~»* ' AMSTERDAM BOSTON HEIDELBERG LONDON ^ i H

47000 SERIES - ELECTRONIC TRANSFORMERS

Minimizing crosstalk in a high-speed cable-connector assembly.

PowerWorld Simulator

Figure 1. Core Voltage Reduction Due to Process Scaling

CHIP-PKG-PCB Co-Design Methodology

Printed Circuit Boards. Bypassing, Decoupling, Power, Grounding Building Printed Circuit Boards CAD Tools

Fleet Manager Quick Guide (Non Maintenance Mode)

Trace Layer Import for Printed Circuit Boards Under Icepak

How To Design A Chip Layout

Thea Omni Light. Thea Spot Light. Light setup & Optimization

Module 22: Signal Integrity

CADSTAR Training Centre >>>

CONCEPT-II. Overview of demo examples

Addressing the DDR3 design challenges using Cadence DDR3 Design-In Kit

An Advanced Behavioral Buffer Model With Over-Clocking Solution. Yingxin Sun, Joy Li, Joshua Luo IBIS Summit Santa Clara, CA Jan.

Grounding Demystified

Zeiss 780 Training Notes

EXPERIMENT NUMBER 5 BASIC OSCILLOSCOPE OPERATIONS

Efficient Meshing in Sonnet

Digital to Analog Converter. Raghu Tumati

Getting Started with PCB Design Studio (Concept HDL Version) Product Version 14.2 January 2002

Successfully negotiating the PCI EXPRESS 2.0 Super Highway Towards Full Compliance

SmartLock Pro Plus Audit View OPERATOR GUIDE

Forum R.F.& Wireless, Milano il 14 Febbraio 2008 Dr. Emmanuel Leroux Technical Sales Manager for Italy

Pro/ECAD Benefits, Techniques and Best Practices Tutorial

Building an Embedded Processor System on a Xilinx Zync FPGA (Profiling): A Tutorial

This application note is written for a reader that is familiar with Ethernet hardware design.

Low Power AMD Athlon 64 and AMD Opteron Processors

Module 13 : Measurements on Fiber Optic Systems

Forum R.F.& Wireless, Roma il 21 Ottobre 2008 Dr. Emmanuel Leroux Country Manager for Italy

Power Noise Analysis of Large-Scale Printed Circuit Boards

Application Note, Rev.1.0, September 2008 TLE8366. Application Information. Automotive Power

Constraint driven design using OrCAD PCB design tools

Application Note. PCIEC-85 PCI Express Jumper. High Speed Designs in PCI Express Applications Generation GT/s

Creo Simulate 1.0 April 2011

Simulation and Design of Printed Circuit Boards Utilizing Novel Embedded Capacitance Material

Primer of investigation of 90- degree, 45-degree and arched bends in differential line

ANSYS for Tablet Computer Design

Work with Arduino Hardware

University of Texas at Dallas. Department of Electrical Engineering. EEDG Application Specific Integrated Circuit Design

Software Development Kit

Cadence SiP Design Connectivity-driven implementation and optimization of singleor multi-chip SiPs

PADS PCB Design Solutions The standard in desktop PCB design

Lab 1: Full Adder 0.0

Copyright 2011 Linear Technology. All rights reserved.

DATA SHEET. TDA1510AQ 24 W BTL or 2 x 12 W stereo car radio power amplifier INTEGRATED CIRCUITS

PCB Project (*.PrjPcb)

OPNET Network Simulator

Card electrical characteristic, Parallelism & Reliability. Jung Keun Park Willtechnology

Introduction to PowerWorld Simulator: Interface and Common Tools

Integration Guide. Help Desk Authority, Perspective and sl

Website Administration Security Guide

Moving Higher Data Rate Serial Links into Production Issues & Solutions. Session 8-FR1

PCB Artist Tutorial:

Spotfire v6 New Features. TIBCO Spotfire Delta Training Jumpstart

Output Ripple and Noise Measurement Methods for Ericsson Power Modules

IC-EMC Simulation of Electromagnetic Compatibility of Integrated Circuits

RF Measurements Using a Modular Digitizer

Multimeter measurements on variable frequency drives using the new Fluke 289 DMM

Connector Launch Design Guide

Deltek Touch Time & Expense for Vision 1.3. Release Notes

EM Noise Mitigation in Circuit Boards and Cavities

11. High-Speed Differential Interfaces in Cyclone II Devices

Getting Started with ANSYS ANSYS Workbench Environment

Application Note 58 Crystal Considerations with Dallas Real Time Clocks

EE 242 EXPERIMENT 5: COMPUTER SIMULATION OF THREE-PHASE CIRCUITS USING PSPICE SCHEMATICS 1

AN LPC24XX external memory bus example. Document information

USER AND INSTALLATION MANUAL

PADS PCB Design Solutions

Snap 9 Professional s Scanning Module

Learning Module 4 - Thermal Fluid Analysis Note: LM4 is still in progress. This version contains only 3 tutorials.

Reconfigurable ECO Cells for Timing Closure and IR Drop Minimization. TingTing Hwang Tsing Hua University, Hsin-Chu

Allegro Design Authoring

State of Illinois Web Content Management (WCM) Guide For SharePoint 2010 Content Editors. 11/6/2014 State of Illinois Bill Seagle

Power Rating Simulation of the new QNS connector generation

INTEGRATED CIRCUITS DATA SHEET. TDA7000 FM radio circuit. Product specification File under Integrated Circuits, IC01

1.Introduction. Introduction. Most of slides come from Semiconductor Manufacturing Technology by Michael Quirk and Julian Serda.

Steps to PCB design using Orcad.

CS4525 Power Calculator

Loads Tools Checks Reports

3. On the top menu bar, click on File > New > Project as shown in Fig. 2 below: Figure 2 Window for Orcad Capture CIS

NNMi120 Network Node Manager i Software 9.x Essentials

RLC Series Resonance

Microsoft Office 2007 Orientation Objective 1: Become acquainted with the Microsoft Office Suite 2007 Layout

Core Power Delivery Network Analysis of Core and Coreless Substrates in a Multilayer Organic Buildup Package

ApplicationXtender 7.0 Upgrade on 23 September 2015

a leap ahead in analog

Transcription:

1www..de Standard and Expert Tools in the industrial EDA/EMC design flow Dirk Müller

2www..de offers a CAD Flow offers a CAD Flow from different vendors in Central Europe

3www..de The Challenges by User Role Manager SI Expert Engineer Time to Market, Cost of production Cost and time efficient Design Flow Reuse of know how from Libraries Solve new challenges Offer guidelines and solutions Qualification: often PhD Design of products on time Enter Design Intent and Design Constraints Qualification: often Electrical Engineer PCB Layout Implementation of Design for Manufacturing Follow Design Intent and Design Constraints Qualification: often Technician

4www..de The Tools MS-Excel & MS-PowerPoint Manager SI Expert Engineer Generic research tools Many degrees of freedom with many parameters Generate validated solutions Constraint Manager Automated design rule checks SI / PI Verification with validated models PCB Layout Constraint Manager Interactive and auto router DFM

5www..de SI-Tool Features CST PCB Studio Solution for SI Solution for PI TL Model 3D Field Solver S-Parameter Eye Diagramms Correlated accuracy EDA Vendor PCB SI / PI Solution for SI Solution for PI TL Model 3D Field Solver S-Parameter Eye Diagramms Correlated accuracy So what is the difference?

6www..de Use Models CST Stand alone with many interfaces PCB data import MWS export Variation of Solvers Understanding problem s reason Explore alternatives to implementation EDA Vendors Integrated solution Attached to Constraint Manager Guided use models for typical applications PCI Express, DDR2/3 Batch mode Constraint generation Integration of timing

7www..de Today s Issues of Experts: Accuracy of Power Integrity Analysis and Layer Reduction CST PCBS layout export for 3D analysis with CST MWS Influence of Via Length on Signal integrity Determination of the receiving characteristics of near-field probes by simulation of the fields in transmitting mode Influence of Metal Planes on the Parasitic Behaviour of EMC Filter Structures PCB Layout: Meet Design Constraints

8www..de Signal Screening for SI Locate Voltage Peak Calculate Signal Energy Calculate Noise Energy Define Bit Center Expand to Bit Width SNR Value = Signal Energy Noise Energy Confidential

9www..de Semiautomatic Design Audit Error status Individuel Resolving / Ignore Manual Resolve

10www..de Model Editor Easy to Use RMB or Edit Menu or Toolbar Icon IBIS model assignment Viewer displays Curves Data

11www..de Source Synchronous Bus Simulation Multi Strobe Support (Address topology) Timing Margin Updated Bus Simulation Report Added flexibility for derating tables

12www..de Allegro PCB Power Delivery Network Analysis Accuracy 3D full wave-solver (MoM) Co-development University of Illinois at Urbana-Champaign (UIUC) Speed optimization On-the-fly Analysis Change and revalidate Via field generates IR drop Integration Launch from PCB Editor Engineering tool Optimal solution without vias

13www..de PDN Analysis Abilities Static IR Drop Analysis Voltage drop distribution Current distribution Current density distribution Temperature distribution PI Plane Analysis Design guide Pre-route analysis PI Network Analysis Post-route verification

14www..de DC Net Selection

15www..de DeCap Management Supported capacitor models Espice S Parameter X2Y capacitor supported Array capacitor

16www..de Advanced Settings Return Path System will auto find a return path for each power pin by default You can manually change as well Padstack/Drill Use verified S-models

17www..de Correlation with 3 rd Party Tools

18www..de IR Drop Current Path Display Showing current flowing direction with arrows Canvas selection reveals current value in Options pane

19www..de IR Drop Current Density Display Easy to find hot spots Current direction shown as well

20www..de Standard & Expert Tools Standard Tools: Offer an integrated solution for verification in the constraint driven design flow Are optimized for known structures (PCB) with limited parameters Run in background in batch mode Expert Tools: Help to discover unknown solutions Have many parameters to change Interface for advanced solutions like MWS Solver Choice SI Expert Engineer PCB Layout CST EDA Vendor Both help solving engineering issues together

21www..de When to use CST? Evaluate and specify out of the flow Try capacitors which are not in the library Use individual meshing When discovered critical situations Non standard data interfaces Untypical via structures (generate S-Parameters) Solve hotspots located by standard tools When a full 3D full wave simulation is required Export to CST MWS EM field calculations Complex problems with SI, PI and EMC

22www..de