08. Printed Circuit Board (PCB)

Similar documents
Application Note: PCB Design By: Wei-Lung Ho

Grounding Demystified

Eatman Associates 2014 Rockwall TX rev. October 1, Striplines and Microstrips (PCB Transmission Lines)

This application note is written for a reader that is familiar with Ethernet hardware design.

Printed Circuit Boards. Bypassing, Decoupling, Power, Grounding Building Printed Circuit Boards CAD Tools

PL-277x Series SuperSpeed USB 3.0 SATA Bridge Controllers PCB Layout Guide

Precision Analog Designs Demand Good PCB Layouts. John Wu

PCB Design Conference - East Keynote Address EMC ASPECTS OF FUTURE HIGH SPEED DIGITAL DESIGNS

EMI and t Layout Fundamentals for Switched-Mode Circuits

Application Note AN-1135

Application Note AN:005. FPA Printed Circuit Board Layout Guidelines. Introduction Contents. The Importance of Board Layout

Signal Integrity: Tips and Tricks

Return Paths and Power Supply Decoupling

AND8326/D. PCB Design Guidelines for Dual Power Supply Voltage Translators

This paper will explain some of the more important factors on how UTP wires work; specifically it will cover the following:

GENERAL POWER SYSTEM WIRING PRACTICES APPLIED TO TECNADYNE DC BRUSHLESS MOTORS

Balancing the Electrical and Mechanical Requirements of Flexible Circuits. Mark Finstad, Applications Engineering Manager, Minco

Application Note. So You Need to Measure Some Inductors?

Digital Systems Ribbon Cables I CMPE 650. Ribbon Cables A ribbon cable is any cable having multiple conductors bound together in a flat, wide strip.

Harmonics and Noise in Photovoltaic (PV) Inverter and the Mitigation Strategies

Iron Powder Cores for Switchmode Power Supply Inductors. by: Jim Cox

What Really Is Inductance?

Application Note 58 Crystal Considerations for Dallas Real-Time Clocks

11. High-Speed Differential Interfaces in Cyclone II Devices

An equivalent circuit of a loop antenna.

Time and Frequency Domain Analysis for Right Angle Corners on Printed Circuit Board Traces

IIB. Complete PCB Design Using OrCAD Capture and PCB Editor. Kraig Mitzner. ~»* ' AMSTERDAM BOSTON HEIDELBERG LONDON ^ i H

" PCB Layout for Switching Regulators "

Application Note 58 Crystal Considerations with Dallas Real Time Clocks

Building the AMP Amplifier

Guidelines for Designing High-Speed FPGA PCBs

SICK AG WHITEPAPER. Information for cable manufacturers Note-2_03

Transistor Characteristics and Single Transistor Amplifier Sept. 8, 1997

NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter

ATE-A1 Testing Without Relays - Using Inductors to Compensate for Parasitic Capacitance

Transmission Line Terminations It s The End That Counts!

Design Project: Power inverter

Lecture 39: Intro to Differential Amplifiers. Context

Modeling Physical Interconnects (Part 3)

The Critical Length of a Transmission Line

RC NETWORKS SALES GUIDE

PS-6.2 Explain the factors that determine potential and kinetic energy and the transformation of one to the other.

Nexus Technology Review -- Exhibit A

Physics 623 Transistor Characteristics and Single Transistor Amplifier Sept. 13, 2006

Planar versus conventional transformer

EMOSAFE EN-100. Network Isolators for PCB assembly 1 GENERAL DESCRIPTION. Product Data Sheet ENGLISH

2.996/6.971 Biomedical Devices Design Laboratory Lecture 2: Fundamentals and PCB Layout

X2Y Solution for Decoupling Printed Circuit Boards

Cable Discharge Event

Minimizing crosstalk in a high-speed cable-connector assembly.

Application Note AN-940

WHITEPAPER. Cable and Connector for Hiperface dsl motor drive applications

Rail-to-Rail, High Output Current Amplifier AD8397

Optimised For Audio Analogue PCB design for the digital era.

EECAD s MUST List MUST MUST MUST MUST MUST MUST MUST MUST MUST MUST

Supercapacitors. Advantages Power density Recycle ability Environmentally friendly Safe Light weight

Lecture 24. Inductance and Switching Power Supplies (how your solar charger voltage converter works)

Application Information Fully Integrated Hall Effect Motor Driver for Brushless DC Vibration Motor Applications

potential in the centre of the sphere with respect to infinity.

Optical Sensor Interface for AFX Digital LED Timer/Counter by George Warner, Jan

S-Band Low Noise Amplifier Using the ATF Application Note G004

Single Channel Loop Detector

Chapter 22: Electric motors and electromagnetic induction

Milling Tools These are the tools currently available for use with the milling machine

Figure 1 FPGA Growth and Usage Trends

Photolink- Fiber Optic Receiver PLR135/T1

White Paper: Electrical Ground Rules

APPLICATION NOTES: Dimming InGaN LED

ANN Based Modeling of High Speed IC Interconnects. Q.J. Zhang, Carleton University

Card electrical characteristic, Parallelism & Reliability. Jung Keun Park Willtechnology

Crosstalk effects of shielded twisted pairs

Application Note, Rev.1.0, September 2008 TLE8366. Application Information. Automotive Power

Circuits with inductors and alternating currents. Chapter 20 #45, 46, 47, 49

G019.A (4/99) UNDERSTANDING COMMON MODE NOISE

AVX EMI SOLUTIONS Ron Demcko, Fellow of AVX Corporation Chris Mello, Principal Engineer, AVX Corporation Brian Ward, Business Manager, AVX Corporation

A METHOD OF CALIBRATING HELMHOLTZ COILS FOR THE MEASUREMENT OF PERMANENT MAGNETS

Designing a Schematic and Layout in PCB Artist

Issues and Solutions for Dealing With a Highly Capacitive Transmission Cable

5V Tolerance Techniques for CoolRunner-II Devices

Frank Hong Advanced CAE Lab, Telecommunication R&D Center, Telecommunication Business, SAMSUNG ELECTRONICS, Suwon, Republic of Korea

LM3940 1A Low Dropout Regulator for 5V to 3.3V Conversion

IDT80HSPS1616 PCB Design Application Note - 557

Designing the NEWCARD Connector Interface to Extend PCI Express Serial Architecture to the PC Card Modular Form Factor

HIGH SPEED-10 MBit/s LOGIC GATE OPTOCOUPLERS

SECTION 13. Multipliers. Outline of Multiplier Design Process:

Connector Launch Design Guide

Using Pre-Emphasis and Equalization with Stratix GX

PCB Layout for the Ethernet PHY Interface

GenTech Practice Questions

Common Mode and Differential Mode Noise Filtering

Current and Temperature Ratings

DM74121 One-Shot with Clear and Complementary Outputs

Video Camera Installation Guide

ILB, ILBB Ferrite Beads

Inductance. Motors. Generators

Interfacing Intel 8255x Fast Ethernet Controllers without Magnetics. Application Note (AP-438)

Radiated Emission and Susceptibility

Designing with High-Density BGA Packages for Altera Devices


LUXEON LEDs. Circuit Design and Layout Practices to Minimize Electrical Stress. Introduction. Scope LED PORTFOLIO

Transcription:

08. Printed Circuit Board (PCB) Bei Yu Reference: Chapter 5 of Ground Planes and Layer Stacking High speed digital design by Johnson and Graham 1

Introduction What is a PCB Why we need one? For large scale production/repeatable fabrication Reliable: much better than ad hoc bread board Controlled Electrical characteristics Many videos showing you how to make one on You Tube https://www.youtube.com/watch?v=e-gmsabcrti Our lecture: Not on how to make one (you will try one later) More concern about issues on reliability; electrical characteristics 2

How to Make a PCB 1.Cut the board 2. Toner transferring 3.Removing the paper 4.Etching using acid 5.Clean the board 6.Drilling the holes 3

How to Make a PCB 1.Cut the board 2. Toner transferring 3.Removing the paper 4.Etching using acid 5.Clean the board 6.Drilling the holes 3

How to Make a PCB 1.Cut the board 2. Toner transferring 3.Removing the paper 4.Etching using acid 5.Clean the board 6.Drilling the holes 3

How to Make a PCB 1.Cut the board 2. Toner transferring 3.Removing the paper 4.Etching using acid 5.Clean the board 6.Drilling the holes 3

How to Make a PCB 1.Cut the board 2. Toner transferring 3.Removing the paper 4.Etching using acid 5.Clean the board 6.Drilling the holes 3

Modern PCB Design 1 DDR3 Layout on Layers 2 and 3 [www.mentor.com] 4

Functions of Ground and Power Planes Provide stable reference voltage for digital signal Exchange Distribute power Control crosstalk between signals Note: All formula are approximations In this book, signal trace = tracks on PCB 5

Current Path At low speed: => Follow Least Resistance At high speed: Follow Least Inductance At low speeds, current flows the path of least resistance At high speeds, current flows the path of least inductance 6

Return-current density A function of H and D: H: hight of trace above PCB D: perpendicular distance Current density at D is: Current density at D is proportional to : H W signal trace I o H 1 1+(D/H) 2 1 1+(D/H) 2 D Ground 7

Crosstalk in Solid Ground Planes Magnetic fields => induce voltages in other circuit traces Mutual Inductance & Mutual Capacitance inductance effects dominates Crosstalk ' K 1+(D/H) 2 K <= rise time & length of trace Faster rise time, higher K H D Ground 8

Simple Crosstalk Experiment 26 in Cu track separated by 0.08 in centre to centre Ground plane is a solid Cu sheet 9

Crosstalk in Slotted Ground Planes Ground slots increases crosstalk: large loop => higher inductance Overlaps with other signals Must not tolerate 10

Crosstalk on Dense Connection Holes (Vias) Slots in ground plane creates unwanted inductance Slots inductances slows down rising edges Slot inductance creates mutual inductive crosstalk 11

Crosstalk in Cross-Hatched Ground Plane 2-Layer board design (+) Separate power & ground planes (-) At the expense of increased mutual inductance NOT good enough for high speed system Direct signal path Need good bypass capacitors Since signals traverse several capacitors Returning current must follow P/G wires, staying close to outgoing signal path Back layer 12 Top layer

Bypass A bypass is a capacitor that shorts AC signals to ground, so that any AC noise presenting on a DC signal is removed, producing a much cleaner DC signal. 13

Bypass (cont.) Ideal DC Signal A Capacitor Practical DC Signal At low speed: => Follow Least Resistance At high speed: Follow Least Inductance 14

Crosstalk in Cross-Hatched Ground Plane 2-Layer board design (+) Separate power & ground planes (-) At the expense of increased mutual inductance NOT good enough for high speed system Direct signal path Need good bypass capacitors Since signals traverse several capacitors Returning current must follow P/G wires, staying close to outgoing signal path Back layer 15 Top layer

Crosstalk with Power & Ground Fingers 1 power & ground layer; and 1 signal layer (+) Save even more board area (-) Worse mutual inductance only for very slow circuit Fatten the ground fingers will not help 16

Guard Traces Appear extensively in Analogue Systems On a two layer board w/o. solid ground plane A pair of guard traces can reduce crosstalk by an order of magnitude In general, a trace grounded at both ends will half coupling In general, reduce crosstalk to 1-3% is good enough 17

Ex. Guard Trace Calculations Question: what s the estimated crosstalk? 0.005 0.01 0.03 Ground Answer: 18

Experiment Measuring Guard Trace Efficiencies 19

More on Guard Traces In Digital System Solid ground plane is preferred No extra benefit using guard trace 20

Near-end & Far-end Crosstalk Descriptions so far based on lumped-circuit analysis No good for long transmission lines Inductive Coupling Mechanism Capacitance Coupling Mechanism 21

Inductive Coupling Mechanism Magnetic coupling (mutual inductance) likes a transformer A series of blips appear on the bottom lines Negative forward blips Positive reverse blips 22

Inductive Coupling Mechanism Magnetic coupling (mutual inductance) likes a transformer A series of blips appear on the bottom lines Negative forward blips Positive reverse blips 22

Capacitance Coupling Mechanism Positive for both forward and reverse blips 23

Reflection Diagram 24

Combining Mutual Inductive & Capacitive Coupling Generally, over a solid ground plane, inductive and capacitive crosstalk voltages are roughly equal Over slotted, hatched or imperfect ground plane Inductive component is much larger Forward cross talk is large & negative 25

Near-end Crosstalk => Far-end Problem In practical applications without source terminators Source is a low impedance driver Reverse crosstalk reflects when it hits the near-end Reflection coefficient = -1 Signal seen at the far-end is a copy of the reverse coupling signal at C, delayed by one propagation delay and inverted 26

Summary (for long transmission line) Over solid ground, inductive & capacitive crosstalk are qual Forward crosstalk cancel Reverse crosstalk reinforce Over a slotted or imperfect ground plane, inductive coupling exceeds capacitive coupling Forward crosstalk large and negative Forward crosstalk is like a square pulse constant height & duration 2Tp Reverse crosstalk when it hits a low impedance driver, reflects towards the far-end 27

Modern PCB Design 2 Escape Routing [Tan et al. DAC 2009] 28

Modern PCB Design 3 Simultaneously Escape Routing [Luo et al. ISPD 2010] 29

Modern PCB Design 4 Untangling Twisted Nets + Length-Matched Routing [Tan et al. ICCAD 2007] 30

One-Side Untangle Twisted Nets Route left side pins to the right side pins Each pin has an ID. Planar routing Only untangle the twisted nets on the left-side Example: 1 1 2 1 3 1 2 2 1 2 4 2 3 3 4 3 1 3 4 4 3 4 2 4 How to automatically handle extreme large cases? 31

Stacking Circuit Board Layers Need to specify Which are the power, ground and signal layers Dielectric constant of the substrate Spacing between layers Desire trace dimensions and minimum trace spacing Power & Ground Planning Choose solid, hatched or finger ground plane model Use ground & power planes in pair Symmetric pairing in a layer stack helps prevent wrapping Both ground & power planes may be used as low-inductance signal return paths Adequate bypass capacitors between ground and power planes 32

Selecting Trace Dimensions Dense design requires fewer layers but Smaller, more closely spaced traces also yield more crosstalk and power-handling capacity problem Power-handling capacity depends on Cross sectional area Allowable temperature rise (amount of power dissipated) Power is not a problem for a large distribution bus is a big problem for extremely small trace High density will lower yield, thus increase cost avoid using minimum attainable line width Other factors: Control etching process to avoid wide line width variations to control the impedance 33

Routing Density versus Layer # More layer will cost more but easier to lay From experience Divide the circuit into quadrants, half of the wires will stay with a quadrant Same statistics when this quadrant is further subdivided into quadrants Average wire length = spacing between quadrants 34

Thank You :-) 35